Skip to content
Commit 7844a99d authored by Evan Cheng's avatar Evan Cheng
Browse files

Perform this folding as a target specific dag combine:

(or (x << c) | (y >> (64 - c))) ==> (shld64 x, y, c)

The isel patterns may not catch all the cases if general dag combine has reduced width of source operands.

llvm-svn: 92513
parent feeced41
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment