Skip to content
Commit 79b570de authored by Sean Callanan's avatar Sean Callanan
Browse files

Added register-to-register ADD instructions to the 

Intel tables, where the source operand is
specified by the R/M field and the destination
operand by the Reg field.

llvm-svn: 81914
parent f70b2b4f
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment