Skip to content
GitLab
Explore
Sign in
This is an archived project. Repository and other project resources are read-only.
Commit
9152d96d
authored
Mar 20, 2010
by
Bob Wilson
Browse files
Add instruction variants for VLD2, VLD3, and VLD4 "load-lane" operations with
address register writeback. llvm-svn: 99082
parent
9b158424
Loading
Loading
Loading
Changes
1
Hide whitespace changes
Inline
Side-by-side
Loading
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment