Skip to content
Commit 91fe24b8 authored by Simon Pilgrim's avatar Simon Pilgrim
Browse files

[X86][SSE] Ensure we're testing both non-VEX/VEX variants of SSE instructions on AVX targets 

And ensure we don't use later instruction sets in SSE schedule tests

llvm-svn: 328423
parent 6a176d52
Expand all Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment