Skip to content
Commit 968c9272 authored by Jim Grosbach's avatar Jim Grosbach
Browse files

Encode the register operand of ARM CondCode operands correctly. ARM::CPSR if 

the instruction is predicated, reg0 otherwise.

llvm-svn: 121020
parent 761c2052
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment