Skip to content
Commit a35f3067 authored by Chris Lattner's avatar Chris Lattner
Browse files

Rename some subtarget features. A CPU now can *have* 64-bit instructions, 

can in 32-bit mode we can choose to optionally *use* 64-bit registers.

llvm-svn: 28824
parent 29052c84
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment