Skip to content
Commit ab588efe authored by Kay Tiong Khoo's avatar Kay Tiong Khoo
Browse files

Added 0x0D to 2-byte opcode extension table for prefetch* variants 

Fixed decode of existing 3dNow prefetchw instruction
Intel is scheduled to add a compatible prefetchw (same encoding) to future CPUs

llvm-svn: 174920
parent 5824a4f1
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment