Skip to content
Commit abcac568 authored by Jim Grosbach's avatar Jim Grosbach
Browse files

ARM mode aliases for bitwise instructions w/ register operands. 

rdar://9704684

llvm-svn: 144803
parent 686b2319
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment