Add instruction selection support for horizontal add/sub of 256-bit floating...
Add instruction selection support for horizontal add/sub of 256-bit floating point vectors. Also add the test case for 256-bit integer vectors. llvm-svn: 145680
Loading
Please register or sign in to comment