[CostModel][X86] Include the cost of 256-bit upper subvector extract/insertion in AVX1 v4i64 MUL
Matches other MUL/ADD/SUB 256-bit case on AVX1 llvm-svn: 291149
Loading
Please sign in to comment
Matches other MUL/ADD/SUB 256-bit case on AVX1 llvm-svn: 291149