Skip to content
Commit b9f91667 authored by Jakob Stoklund Olesen's avatar Jakob Stoklund Olesen
Browse files

Treat the ARM inline asm {cc} constraint as a physreg (%CPSR), just like X86 

does for {flags}. If we create virtual registers of the CCR class, RegAllocFast
may try to spill them, and we can't do that.

llvm-svn: 106289
parent 6cf1b791
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment