Skip to content
Commit ba013379 authored by Matt Arsenault's avatar Matt Arsenault
Browse files

AMDGPU/SI: Set DwarfRegNum 

This requires a fix in tablegen for the cast<int> from bits<16>
to work in the list initializer.

llvm-svn: 243723
parent a7bc7db5
Show whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Please to comment