Skip to content
Commit bc2b96b6 authored by Caroline Tice's avatar Caroline Tice
Browse files 

Add code to emulate VLD1 (single element to one lane) floating point
register load instruction (ARM) .

llvm-svn: 128646
parent e6e67506
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment