Skip to content
Commit be7a086f authored by Bruno Cardoso Lopes's avatar Bruno Cardoso Lopes
Browse files

Not sure how CMPPS and CMPPD had already ever worked, I guess it didn't.

However with this fix it does now.

Basically the operand order for the x86 target specific node
is not the same as the instruction, but since the intrinsic need that
specific order at the instruction definition, just change the order
during legalization. Also, there were some wrong invertions of condition
codes, such as GE => LE, GT => LT, fix that too. Fix PR10907.

llvm-svn: 139528
parent f6382979
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment