[mips] Refactor conditional branch instructions with one register operand.
Separate encoding information from the rest. llvm-svn: 170659
Loading
Please register or sign in to comment
Separate encoding information from the rest. llvm-svn: 170659