Skip to content
Commit c161735b authored by Roman Divacky's avatar Roman Divacky
Browse files

Add ARMTargetCodeGenInfo::initDwarfEHRegSizeTable() defining 16 32bit regs. 

llvm-svn: 131558
parent 51d69676
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment