Skip to content
Commit cdbd82ee authored by Bill Wendling's avatar Bill Wendling
Browse files

64-bit SSSE3 ops that use MMX registers don't require 16-byte alignment.

Make a 'memop' pattern just for them.

llvm-svn: 41017
parent 05cc486c
Loading
Loading
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment