Skip to content
GitLab
Explore
Sign in
This is an archived project. Repository and other project resources are read-only.
Commit
d3cedee3
authored
May 13, 2019
by
Simon Pilgrim
Browse files
[TargetLowering] Add SimplifyDemandedBits support for ZERO_EXTEND_VECTOR_INREG
More work for PR39709. llvm-svn: 360592
parent
c6a6c107
Loading
Loading
Loading
Changes
3
Show whitespace changes
Inline
Side-by-side
Loading
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
sign in
to comment