Skip to content
Commit da984b1a authored by Andrew Trick's avatar Andrew Trick
Browse files

TableGen subtarget emitter, nearly first class support for SchedAlias. 

A processor can now arbitrarily alias one SchedWrite onto
another. Only the SchedAlias definition need be within the processor
model. The aliased SchedWrite may be a SchedVariant, WriteSequence, or
transitively refer to another alias.

llvm-svn: 165179
parent 7aba6bea
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment