Skip to content
Commit e36c4002 authored by Dale Johannesen's avatar Dale Johannesen
Browse files

Fix PR 1681. When X86 target uses +sse -sse2, 

keep f32 in SSE registers and f64 in x87.  This
is effectively a new codegen mode.
Change addLegalFPImmediate to permit float and
double variants to do different things.
Adjust callers.

llvm-svn: 42246
parent 9af2d596
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment