Fix the SPR field for MTLR, MFLR, MTCTR, and MFCTR instructions.

The decimal value given in the manual (8 or 9) really needs to be multiplied by
a factor of 32 because of the group of 5 zero bits after the register code.

llvm-svn: 17182