Skip to content
Commit e8ea876c authored by Sean Callanan's avatar Sean Callanan
Browse files

Added a new register class for segment registers 

to the Intel register table.
Added 16- and 64-bit MOVs to and from the segment
registers to the Intel instruction tables.

llvm-svn: 81895
parent c092b76d
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment