[mips] Refactor conditional branch instructions with two register operands.
Separate encoding information from the rest. llvm-svn: 170657
Loading
Please register or sign in to comment
Separate encoding information from the rest. llvm-svn: 170657