Skip to content
  1. Sep 19, 2007
  2. Sep 11, 2007
  3. Jul 26, 2007
  4. Jul 21, 2007
  5. Jul 19, 2007
    • Evan Cheng's avatar
      Change instruction description to split OperandList into OutOperandList and · 94b5a80b
      Evan Cheng authored
      InOperandList. This gives one piece of important information: # of results
      produced by an instruction.
      An example of the change:
      def ADD32rr  : I<0x01, MRMDestReg, (ops GR32:$dst, GR32:$src1, GR32:$src2),
                       "add{l} {$src2, $dst|$dst, $src2}",
                       [(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
      =>
      def ADD32rr  : I<0x01, MRMDestReg, (outs GR32:$dst), (ins GR32:$src1, GR32:$src2),
                       "add{l} {$src2, $dst|$dst, $src2}",
                       [(set GR32:$dst, (add GR32:$src1, GR32:$src2))]>;
      
      llvm-svn: 40033
      94b5a80b
  6. Jul 10, 2007
  7. Jul 07, 2007
  8. Jul 06, 2007
  9. Jul 05, 2007
    • Evan Cheng's avatar
      - Added zero_reg def to stand for register 0. · 756d15ac
      Evan Cheng authored
      - Added two variants of PredicateOperand: ImmutablePredicateOperand, whose predicate does not change after isel; PredicateDefOperand, which represent a predicate defintion operand.
      
      llvm-svn: 37892
      756d15ac
  10. Jun 26, 2007
  11. Jun 19, 2007
  12. Jun 14, 2007
  13. Jun 06, 2007
  14. May 16, 2007
  15. May 08, 2007
  16. May 04, 2007
  17. May 03, 2007
  18. May 01, 2007
  19. Apr 20, 2007
  20. Mar 19, 2007
  21. Feb 27, 2007
  22. Feb 20, 2007
  23. Jan 26, 2007
  24. Jan 12, 2007
  25. Nov 15, 2006
  26. Nov 04, 2006
  27. Nov 01, 2006
  28. Oct 12, 2006
  29. Jul 19, 2006
  30. May 18, 2006
  31. May 17, 2006
  32. May 16, 2006
  33. May 15, 2006
  34. May 14, 2006
  35. May 01, 2006
  36. Apr 19, 2006
Loading