llvm-svn: 74720

pointing this out.

llvm-svn: 74700

llvm-svn: 74696

llvm-svn: 74693

Change the meaning of predicate hasThumb2 to mean thumb2 ISA is available, not that it's in thumb mode and thumb2 is available. Added isThumb2 predicate to replace the old predicate.

llvm-svn: 74692

This fixes an llvm-gcc bootstrap problem I introduced.

llvm-svn: 74691

constant pool references that weren't getting properly rip-relative.

llvm-svn: 74689

llvm-svn: 74686

llvm-svn: 74683

to do with the target.  Also, the stub elimination optimization *requires* making the
stub explicit.

llvm-svn: 74682

llvm-svn: 74681

a key is present in a std::map or DenseMap to use find instead.

llvm-svn: 74676

llvm-svn: 74667

llvm-svn: 74658

llvm-svn: 74650

addressing mode is encoded in the second operand, not the third.

llvm-svn: 74641

bytes and not bytes.

llvm-svn: 74624

PR4482.

llvm-svn: 74613

pic mode.

llvm-svn: 74582

Handle IMPLICIT_DEF with isUndef operand marker, part 2. This patch moves the code to annotate machineoperands to LiveIntervalAnalysis. It also add markers for implicit_def that define physical registers. The rest, is just a lot of details.

llvm-svn: 74580

 - This more or less amounts to a revert of r65379. I'm curious to know what
   happened that caused this variable to become unused.

llvm-svn: 74579

llvm-svn: 74577

llvm-svn: 74566

have the alignment be calculated up front, and have the back-ends obey whatever
alignment is decided upon.

This allows for future work that would allow for precise no-op placement and the
like.

llvm-svn: 74564

llvm-svn: 74555

llvm-svn: 74549

Add 256-bit memory operand support.

llvm-svn: 74548

llvm-svn: 74543

Avoid unnecessary duplication of operand 0 of X86::FpSET_ST0_80. This duplication would
cause one register to remain on the stack at the function return.

llvm-svn: 74534

This was caused by me confounding FP0 and ST(0).

llvm-svn: 74523

Add a bit IsUndef to MachineOperand. This indicates the def / use register operand is defined by an implicit_def. That means it can def / use any register and passes (e.g. register scavenger) can feel free to ignore them.

The register allocator, when it allocates a register to a virtual register defined by an implicit_def, can allocate any physical register without worrying about overlapping live ranges. It should mark all of operands of the said virtual register so later passes will do the right thing.

This is not the best solution. But it should be a lot less fragile to having the scavenger try to track what is defined by implicit_def.

llvm-svn: 74518

llvm-svn: 74509

llvm-svn: 74508

llvm-svn: 74500

Add a 256-bit register class and YMM registers.

llvm-svn: 74469

llvm-svn: 74468

Not sure I understand how the temp register gets used,
but this fixes a bug and introduces no regressions.

llvm-svn: 74446

fence-atomic-fence down to just the atomic op.  This is possible thanks to
X86's relatively strong memory model, which guarantees that locked instructions
(which are used to implement atomics) are implicit fences.

llvm-svn: 74435

Add processor descriptions for Istanbul and Shanghai.

llvm-svn: 74429

Fix a subtarget feature bug.

llvm-svn: 74428