Skip to content
  1. Oct 29, 2013
  2. Oct 28, 2013
    • Akira Hatanaka's avatar
      [mips] Simplify LowerFormalArguments using getRegClassFor. · 7d82252d
      Akira Hatanaka authored
      No functionality change.
      
      llvm-svn: 193540
      7d82252d
    • Lang Hames's avatar
      Return early from getUnconditionalBranchTargetOpValue if the branch target is · b5281661
      Lang Hames authored
      an MCExpr, in order to avoid writing an encoded zero value in the immediate
      field.
      
      When getUnconditionalBranchTargetOpValue is called with an MCExpr target, we
      don't know what the final immediate field value should be. We shouldn't
      explicitly set the immediate field to an encoded zero value as zero is encoded
      with a non-zero bit pattern. This leads to bits being set that pollute the
      final immediate value. The nature of the encoding is such that the polluted
      bits only affect very large immediate values, explaining why this hasn't
      caused problems earlier.
      
      Fixes <rdar://problem/15155975>.
      
      llvm-svn: 193535
      b5281661
    • Logan Chien's avatar
      [arm] Implement eabi_attribute, cpu, and fpu directives. · 8cbb80d1
      Logan Chien authored
      This commit allows the ARM integrated assembler to parse
      and assemble the code with .eabi_attribute, .cpu, and
      .fpu directives.
      
      To implement the feature, this commit moves the code from
      AttrEmitter to ARMTargetStreamers, and several new test
      cases related to cortex-m4, cortex-r5, and cortex-a15 are
      added.
      
      Besides, this commit also change the Subtarget->isFPOnlySP()
      to Subtarget->hasD16() to match the usage of .fpu directive.
      
      This commit changes the test cases:
      
      * Several .eabi_attribute directives in
        2010-09-29-mc-asm-header-test.ll are removed because the .fpu
        directive already cover the functionality.
      
      * In the Cortex-A15 test case, the value for
        Tag_Advanced_SIMD_arch has be changed from 1 to 2,
        which is more precise.
      
      llvm-svn: 193524
      8cbb80d1
Loading