- Jul 04, 2013
-
-
Nico Rieck authored
Supports GAS flags "abdnrswxy". No support for alignment or subsections. Fixes PR16366. llvm-svn: 185669
-
Roman Divacky authored
llvm-svn: 185668
-
David Majnemer authored
This transform was originally added in r185257 but later removed in r185415. The original transform would create instructions speculatively and then discard them if the speculation was proved incorrect. This has been replaced with a scheme that splits the transform into two parts: preflight and fold. While we preflight, we build up fold actions that inform the folding stage on how to act. llvm-svn: 185667
-
Howard Hinnant authored
Removed extension in [unordered_][multi]map which allowed one to emplace using just an argument for the key, as opposed to using piecewise_construct. However a bug report exposed that this created an unfortunate ambiguity. People who are currently using the extension will be notified the next time they compile, and will have to change to using piecewise_construct. There are no ABI issues with the removal of this extension. This fixes http://llvm.org/bugs/show_bug.cgi?id=16542 llvm-svn: 185666
-
Howard Hinnant authored
Simplify comparators of [unordered_][multi]map. This fixes http://llvm.org/bugs/show_bug.cgi?id=16538 llvm-svn: 185665
-
Rafael Espindola authored
llvm-svn: 185664
-
Rafael Espindola authored
llvm-svn: 185663
-
Ulrich Weigand authored
[PowerPC] Implement writeNopData This implements a proper PPCAsmBackend::writeNopData routine that actually writes PowerPC nop instructions. This fixes the last remaining difference in object file output (text section) between the integrated assembler and GNU as that I've seen anywhere. llvm-svn: 185662
-
Ed Maste authored
llvm-svn: 185661
-
Edwin Vane authored
* all transforms are in the same category * all transforms' options are in the same category * display the CommonOptionParser extra-help (which describe in more details the compilation database stuff) * add EXAMPLES section Author: Guillaume Papin <guillaume.papin@epitech.eu> llvm-svn: 185660
-
Rafael Espindola authored
llvm-svn: 185659
-
Rafael Espindola authored
llvm-svn: 185658
-
Rafael Espindola authored
llvm-svn: 185657
-
Aaron Ballman authored
llvm-svn: 185656
-
Rafael Espindola authored
llvm-svn: 185655
-
Rafael Espindola authored
llvm-svn: 185654
-
Rafael Espindola authored
Some versions of python will expand the glob used in the test, others wont, causing the test to fail when run with LIT_USE_INTERNAL_SHELL=1. llvm-svn: 185653
-
Rafael Espindola authored
This is at least good documentation, but also opens the possibility of using pipefail. llvm-svn: 185652
-
Joey Gouly authored
llvm-svn: 185651
-
Rafael Espindola authored
llvm-svn: 185650
-
Rafael Espindola authored
llvm-svn: 185649
-
Rafael Espindola authored
This avoids depending on pipefail not being used. llvm-svn: 185648
-
Rafael Espindola authored
llvm-svn: 185647
-
Joerg Sonnenberger authored
llvm-svn: 185646
-
Rafael Espindola authored
llvm-svn: 185645
-
Rafael Espindola authored
llvm-svn: 185644
-
Rafael Espindola authored
llvm-svn: 185643
-
Joey Gouly authored
This adds a new decoder table/namespace 'VFPV8', as these instructions have their top 4 bits as 0b1111, while other Thumb instructions have 0b1110. llvm-svn: 185642
-
Rafael Espindola authored
llvm-svn: 185641
-
Alexander Kornienko authored
llvm-svn: 185640
-
Rafael Espindola authored
llvm-svn: 185639
-
Ulrich Weigand authored
[PowerPC] Add all trap mnemonics This adds support for all basic and extended variants of the trap instructions to the asm parser. llvm-svn: 185638
-
Rafael Espindola authored
llvm-svn: 185637
-
Rafael Espindola authored
llvm-svn: 185636
-
Rafael Espindola authored
llvm-svn: 185635
-
Rafael Espindola authored
The test was passing because clang would still print the ast before exiting with an error. Since that didn't seem to be the intent of the test, I change the test instead of adding 'not' to the command line. llvm-svn: 185634
-
Ulrich Weigand authored
[PowerPC] Add asm parser support for CR expressions This adds support for specifying condition registers and condition register fields via expressions using the symbols defined by the PowerISA, like "4*cr2+eq". llvm-svn: 185633
-
Benjamin Kramer authored
This allows us to create switches even if instcombine has munged two of the incombing compares into one and some bit twiddling. This was motivated by enum compares that are common in clang. llvm-svn: 185632
-
Alexander Potapenko authored
llvm-svn: 185631
-
Rafael Espindola authored
It was trivially passing because of the tcl quotes and we have better datalayout tests. llvm-svn: 185630
-