- Mar 01, 2011
-
-
Jim Grosbach authored
llvm-svn: 126731
-
Bill Wendling authored
shift. 16-bit: imm6<5:3> = '001', 8 - <imm> is encded in imm6<2:0> 32-bit: imm6<5:4> = '01',16 - <imm> is encded in imm6<3:0> 64-bit: imm6<5> = '1', 32 - <imm> is encded in imm6<4:0> llvm-svn: 126723
-
Eli Friedman authored
llvm-svn: 126720
-
Chris Lattner authored
llvm-svn: 126719
-
Ted Kremenek authored
llvm-svn: 126717
-
Ted Kremenek authored
llvm-svn: 126715
-
Talin authored
llvm-svn: 126714
-
- Feb 28, 2011
-
-
Chris Lattner authored
llvm-svn: 126694
-
-
Kevin Enderby authored
llvm-svn: 126687
-
Jan Sjödin authored
Make all static functions become static class methods. Move shared (duplicated) functions to new MCELF class. llvm-svn: 126686
-
Owen Anderson authored
llvm-svn: 126684
-
Owen Anderson authored
llvm-svn: 126683
-
Chris Lattner authored
llvm-svn: 126682
-
Dan Gohman authored
llvm-svn: 126671
-
Dan Gohman authored
only existed as the result of a misunderstanding. llvm-svn: 126669
-
Dan Gohman authored
was started for in the foreseeable future. llvm-svn: 126668
-
David Greene authored
[AVX] Add decode support for VUNPCKLPS/D instructions, both 128-bit and 256-bit forms. Because the number of elements in a vector does not determine the vector type (4 elements could be v4f32 or v4f64), pass the full type of the vector to decode routines. llvm-svn: 126664
-
Kevin Enderby authored
needed two predicate operands before the imm operand. llvm-svn: 126662
-
-
Stuart Hastings authored
patch to the front-end. Radar 7662569. llvm-svn: 126655
-
Kalle Raiskila authored
The implemented algorithm is overly simplistic (just speculate all branches are taken)- this is work in progress. llvm-svn: 126651
-
Frits van Bommel authored
Based on a patch by Alistair Lynn. llvm-svn: 126647
-
Nick Lewycky authored
llvm-svn: 126645
-
Nick Lewycky authored
also have a zero when numerator = denominator. Reverts parts of r126635 and r126637. llvm-svn: 126644
-
Nick Lewycky authored
PR9343. llvm-svn: 126643
-
Nick Lewycky authored
llvm-svn: 126642
-
Nick Lewycky authored
srem instruction. llvm-svn: 126637
-
Che-Liang Chiou authored
- Add appropriate TableGen patterns for fadd, fsub, fmul. - Add .f32 as the PTX type for the LLVM float type. - Allow parameters, return values, and global variable declarations to accept the float type. - Add appropriate test cases. Patch by Justin Holewinski llvm-svn: 126636
-
Nick Lewycky authored
argument), regardless of the divisor. Teach instcombine about this and fix test7 in PR9343! llvm-svn: 126635
-
- Feb 27, 2011
-
-
Benjamin Kramer authored
llvm-svn: 126578
-
Duncan Sands authored
llvm-svn: 126574
-
NAKAMURA Takumi authored
Target/X86: Always emit "push/pop GPRs" in prologue/epilogue and emit "spill/reload frames" for XMMs. It improves Win64's prologue/epilogue but it would not affect ia32 and amd64 (lack of nonvolatile XMMs). llvm-svn: 126568
-
Nadav Rotem authored
llvm-svn: 126565
-
Tobias Grosser authored
llvm-svn: 126564
-
Tobias Grosser authored
This follows the interface of getNodeAttributes. llvm-svn: 126562
-
Daniel Dunbar authored
llvm-svn: 126558
-
- Feb 26, 2011
-
-
Benjamin Kramer authored
Add some DAGCombines for (adde 0, 0, glue), which are useful to optimize legalized code for large integer arithmetic. 1. Inform users of ADDEs with two 0 operands that it never sets carry 2. Fold other ADDs or ADDCs into the ADDE if possible It would be neat if we could do the same thing for SETCC+ADD eventually, but we can't do that in target independent code. llvm-svn: 126557
-
- Feb 25, 2011
-
-
Jim Grosbach authored
llvm-svn: 126526
-
Owen Anderson authored
llvm-svn: 126518
-