- Dec 22, 2011
-
-
Rafael Espindola authored
llvm-svn: 147133
-
Rafael Espindola authored
llvm-svn: 147132
-
Rafael Espindola authored
llvm-svn: 147129
-
Rafael Espindola authored
llvm-svn: 147126
-
Rafael Espindola authored
llvm-svn: 147124
-
Rafael Espindola authored
llvm-svn: 147121
-
Rafael Espindola authored
llvm-svn: 147119
-
Akira Hatanaka authored
ELF relocations. Patch by Jack Carter. llvm-svn: 147118
-
Richard Smith authored
llvm-svn: 147117
-
Rafael Espindola authored
llvm-svn: 147115
-
Jim Grosbach authored
llvm-svn: 147109
-
Jim Grosbach authored
llvm-svn: 147104
-
Jim Grosbach authored
llvm-svn: 147103
-
Jim Grosbach authored
llvm-svn: 147102
-
- Dec 21, 2011
-
-
Jim Grosbach authored
Rather than require the symbol to be explicitly an argument of the directive, allow it to look ahead and grab the symbol from the next non-whitespace line. rdar://10611140 llvm-svn: 147100
-
Jim Grosbach authored
Maps to the RRX instruction. Missed this case earlier. rdar://10615373 llvm-svn: 147096
-
Chad Rosier authored
llvm-svn: 147095
-
Jim Grosbach authored
These map to the ASR, LSR, LSL, ROR instruction definitions. rdar://10615373 llvm-svn: 147094
-
Jakob Stoklund Olesen authored
llvm-svn: 147071
-
Jim Grosbach authored
llvm-svn: 147069
-
Chad Rosier authored
necessary. Please chime in if I'm mistaken. llvm-svn: 147065
-
Chad Rosier authored
llvm-svn: 147064
-
Rafael Espindola authored
Other targets will follow shortly. llvm-svn: 147060
-
Rafael Espindola authored
avoid including ADT/Triple.h in many places when the target specific bits are moved. llvm-svn: 147059
-
Craig Topper authored
Remove mode specific disassembler classes and just call X86GenericDisassembler constructor with appropriate argument in the creation functions. This removes a few tables that needed to be anchored. llvm-svn: 147046
-
Craig Topper authored
llvm-svn: 147045
-
Evan Cheng authored
llvm-svn: 147032
-
Jim Grosbach authored
llvm-svn: 147028
-
Jim Grosbach authored
llvm-svn: 147025
-
Akira Hatanaka authored
The patch and test case were originally written by Mans Rullgard. llvm-svn: 147024
-
Akira Hatanaka authored
case for DCLO and DCLZ. llvm-svn: 147022
-
Akira Hatanaka authored
llvm-svn: 147021
-
Akira Hatanaka authored
llvm-svn: 147019
-
Akira Hatanaka authored
DSHD (Double Swap Halfwords within Doublewords). Add a pattern which replaces 64-bit bswap with a DSBH and DSHD pair. llvm-svn: 147017
-
Akira Hatanaka authored
instruction supported by mips32r2, and add a pattern which replaces bswap with a ROTR and WSBH pair. WSBW is removed since it is not an instruction the current architectures support. llvm-svn: 147015
-
Akira Hatanaka authored
llvm-svn: 147014
-
Akira Hatanaka authored
llvm-svn: 147013
-
Akira Hatanaka authored
llvm-svn: 147012
-
Jim Grosbach authored
llvm-svn: 147009
-
Akira Hatanaka authored
nodes needed for multiplication. Add code for selecting 64-bit MULHS and MULHU nodes. llvm-svn: 147008
-