Commits · 1e0cce796cd20b5b61bb37355637f3d919a657a5 · Roger Ferrer / llvm-epi-0.8 · GitLab

This is an archived project. Repository and other project resources are read-only.

Dec 03, 2018
- [X86] Teach LowerMUL/LowerMULH for vXi8 to unpack constant RHS. · 5440b63f
  Craig Topper authored Dec 03, 2018
  5440b63f
- [X86] Add DAG combine to combine a v8i32->v8i16 truncate with a packuswb that... · e35b01f8
  Craig Topper authored Dec 03, 2018
  e35b01f8
- Update Diagnostic handling for changes in CFE. · 0f873eb8
  Adrian Prantl authored Dec 03, 2018
  0f873eb8
- [SimplifyCFG] add tests for cross block compare folding; NFC · 8918a511
  Sanjay Patel authored Dec 03, 2018
  8918a511
- Fix line endings. NFCI. · fb399160
  Simon Pilgrim authored Dec 03, 2018
  fb399160
- Fixing -print-module-scope for legacy SCC passes · 7254d3c5
  Fedor Sergeev authored Dec 03, 2018
  7254d3c5
- [SystemZ::TTI] Return zero cost for ICmp that becomes Load And Test. · 8ae0f88b
  Jonas Paulsson authored Dec 03, 2018
  8ae0f88b
- [AArch64] Add command-line option for SSBS · a17f8556
  Pablo Barrio authored Dec 03, 2018
  a17f8556
- [AMDGPU] Add sdwa support for ADD|SUB U64 decomposed Pseudos · 16de4fd2
  Ron Lieberman authored Dec 03, 2018
  16de4fd2
- ARM: use target-specific SUBS node when combining cmp with cmov. · 5745b6ac
  Tim Northover authored Dec 03, 2018
  5745b6ac
- [NFC][AArch64] Split out backend features · 3c7d062b
  Diogo N. Sampaio authored Dec 03, 2018
  3c7d062b
- [RISCV] Fix test/MC/Disassembler/RISCV/invalid-instruction.txt after rL347988 · 96f3e7f2
  Alex Bradbury authored Dec 03, 2018
  96f3e7f2
- [llvm-dwarfdump] - Stop printing the bogus empty section name on invalid dwarf. · 6d85c583
  George Rimar authored Dec 03, 2018
  6d85c583
- [KMSAN] Enable -msan-handle-asm-conservative by default · 7502e5fc
  Alexander Potapenko authored Dec 03, 2018
  7502e5fc
- [GlobalISel] Fix test irtranslator-stackprotect-check.ll · d336c4eb
  Petr Pavlu authored Dec 03, 2018
  d336c4eb
- [ARM] FP16: support vld1.16 for vector loads with post-increment · 5afc957e
  Sjoerd Meijer authored Dec 03, 2018
  5afc957e
- [PowerPC] Fix inconsistent ImmMustBeMultipleOf for same instruction · 51986417
  Kang Zhang authored Dec 03, 2018
  51986417
Dec 02, 2018
- [X86] Add a DAG combine to turn stores of vXi1 on pre-avx512 targets into a... · 959b415e
  Craig Topper authored Dec 02, 2018
  959b415e
- [test] Fix use of 'sort -b' in SimpleLoopUnswitch on NetBSD · ff13c24c
  Michal Gorny authored Dec 02, 2018
  ff13c24c
- [test] Fix ScalarEvolution test to allow __func__ with prototype · 014a6f93
  Michal Gorny authored Dec 02, 2018
  014a6f93
- [test] Fix BugPoint/compile-custom.ll to use detected python exec · fe71df57
  Michal Gorny authored Dec 02, 2018
  fe71df57
- [SelectionDAG] fold constant with undef vector per element · b205606d
  Sanjay Patel authored Dec 02, 2018
  b205606d
- [X86] Add custom type legalization for v2i32/v4i16/v8i8->mmx bitcasts to avoid... · 4bb07791
  Craig Topper authored Dec 02, 2018
  4bb07791
- [X86] Custom type legalize v2i32/v4i16/v8i8->i64 bitcasts in 64-bit mode... · ec096a1d
  Craig Topper authored Dec 02, 2018
  ec096a1d
Dec 01, 2018
- [X86] Add vXi8 division/remainder by non-splat constant test cases to prepare... · eff43f6a
  Craig Topper authored Dec 01, 2018
  eff43f6a
- [MachineOutliner][AArch64] Improve checks for stack instructions · 9a7103b0
  Jessica Paquette authored Dec 01, 2018
  9a7103b0
- Replace w16/w17 in machine-outliner.mir with w11/w12 · adcc410f
  Jessica Paquette authored Dec 01, 2018
  adcc410f
- [X86] Don't use zero_extend_vector_inreg for mulhu lowering with sse 4.1 · f4b13927
  Craig Topper authored Dec 01, 2018
  f4b13927
- [TTI] Reduction costs only need to include a single extract element cost (REAPPLIED) · 102854f4
  Simon Pilgrim authored Dec 01, 2018
  102854f4
- [AMDGPU] Split 64-Bit XNOR to 64-Bit NOT/XOR · ba559ac0
  Graham Sellers authored Dec 01, 2018
  ba559ac0
- [SelectionDAG] Improve SimplifyDemandedBits to SimplifyDemandedVectorElts simplification · e017ed32
  Simon Pilgrim authored Dec 01, 2018
  e017ed32
- [InstCombine] Support ssub.sat canonicalization for non-splats · 0c5d6ccb
  Nikita Popov authored Dec 01, 2018
  0c5d6ccb
- [X86] Remove stale FIXME from test case. NFC · 2d6324c3
  Craig Topper authored Dec 01, 2018
  2d6324c3
- [ThinLTO] Allow importing of functions with var args · 5b8ff375
  Teresa Johnson authored Dec 01, 2018
  5b8ff375
- [RISCV] Remove RV64I SLLW/SRLW/SRAW patterns and add new test cases · 757d2962
  Alex Bradbury authored Dec 01, 2018
  757d2962
- [X86][LoopVectorize] Replace -mcpu=skylake-avx512 with -mattr=avx512f in some... · 88270231
  Craig Topper authored Dec 01, 2018
  88270231
- [NVPTX] Add lowering of i128 numbers as struct fields · e5664b15
  Artem Belevich authored Dec 01, 2018
  e5664b15
- [X86] Replace '-mcpu=skx' with -mattr=avx512f or -mattr=avx512bw in... · 8e10e942
  Craig Topper authored Dec 01, 2018
  8e10e942
Nov 30, 2018
- AMDGPU: Divergence-driven selection of scalar buffer load intrinsics · a7b00058
  Nicolai Haehnle authored Nov 30, 2018
  a7b00058
- AMDGPU: Fix various issues around the VirtReg2Value mapping · a9cc92c2
  Nicolai Haehnle authored Nov 30, 2018
  a9cc92c2