- Oct 18, 2013
-
-
David Majnemer authored
Forgot to 'svn add' llvm-svn: 192978
-
Richard Barton authored
Patch by Artyom Skrobov. llvm-svn: 192977
-
Bill Schmidt authored
PR17168 describes a test case that fails when compiling for debug with fast-isel. Investigation showed that the test was failing because a DBG_VALUE machine instruction was placed prior to a PHI. For this problem to occur requires the following: * Compile for debug * Compile with fast-isel * In a block B, fast-isel must partially succeed before punting to DAG-isel * B must start with a PHI * The first unhandled node in the DAG must not generate a machine instruction * A debug value with an order less than that of that first node exists When all of these circumstances apply, the existing test that an instruction was not inserted won't fire. Currently it tests whether the block is empty, or whether the last instruction generated is a phi. When fast-isel has partially succeeded, the last instruction generated will not be a phi. Instead, we need to check whether the current insert position is immediately following a phi. This patch adds that check, and adds the test case from the PR as a regression test. llvm-svn: 192976
-
Benjamin Kramer authored
Completely harmless, but GCC likes to warn about it even when the next line is a comment. llvm-svn: 192974
-
Richard Barton authored
Patch by Artyom Skrobov llvm-svn: 192972
-
Chad Rosier authored
llvm-svn: 192970
-
Ed Maste authored
(From LLDB r192897) llvm-svn: 192968
-
Silviu Baranga authored
Add hardware division as a default feature on Cortex-A15. Also add test cases to check this, and change diagnostics for the hwdiv-arm feature to something useful. llvm-svn: 192963
-
Daniel Sanders authored
llvm-svn: 192961
-
Alp Toker authored
Thanks to Daniel Berlin and Nadav Rotem for feedback and rewording! Discussion: http://lists.cs.uiuc.edu/pipermail/llvm-commits/Week-of-Mon-20131014/191677.html Reviewed by: nrotem, dberlin llvm-svn: 192958
-
David Majnemer authored
There are targets that support i128 sized scalars but cannot emit instructions that modify them directly. The proper thing to do is to emit a libcall. This fixes PR17481. llvm-svn: 192957
-
Alp Toker authored
gcc diagnoses this: warning: converting to non-pointer type 'unsigned int' from NULL Also remove an empty statement. No change in functionality. llvm-svn: 192955
-
Alexey Samsonov authored
llvm-svn: 192954
-
Alp Toker authored
No change in functionality. llvm-svn: 192953
-
Alexey Samsonov authored
llvm-svn: 192952
-
Hans Wennborg authored
This caused the clang-native-mingw32-win7 buildbot to break. The assembler was complaining about the following lines that were showing up in the asm for CrashRecoveryContext.cpp: movl $"__ZL16ExceptionHandlerP19_EXCEPTION_POINTERS@4", 4(%eax) calll "_AddVectoredExceptionHandler@8" .def "__ZL16ExceptionHandlerP19_EXCEPTION_POINTERS@4"; "__ZL16ExceptionHandlerP19_EXCEPTION_POINTERS@4": calll "_RemoveVectoredExceptionHandler@4" Reverting for now. llvm-svn: 192940
-
Eric Christopher authored
requires a more in depth change to the IR structure. llvm-svn: 192938
-
David Blaikie authored
Makes the uses more terse and requires that they use a semicolon at the end that helps editors indent proceeding lines correctly. llvm-svn: 192925
-
David Blaikie authored
llvm-svn: 192924
-
- Oct 17, 2013
-
-
David Peixotto authored
This commit implements the correct lowering of the COPY_STRUCT_BYVAL_I32 pseudo-instruction for thumb1 targets. Previously, the lowering of COPY_STRUCT_BYVAL_I32 generated the post-increment forms of ldr/ldrh/ldrb instructions. Thumb1 does not have the post-increment form of these instructions so the generated assembly contained invalid instructions. Passing the generated assembly to gcc caused it to complain with an error like this: Error: cannot honor width suffix -- `ldrb r3,[r0],#1' and the integrated assembler would generate an object file with an invalid instruction encoding. This commit contains a small test case that demonstrates the problem with thumb1 targets as well as an expanded test case that more throughly tests the lowering of byval struct passing for arm, thumb1, and thumb2 targets. llvm-svn: 192916
-
David Peixotto authored
This commit refactors the lowering of the COPY_STRUCT_BYVAL_I32 pseudo-instruction in the ARM backend. We introduce a new helper class that encapsulates all of the operations needed during the lowering. The operations are implemented for each subtarget in different subclasses. Currently only arm and thumb2 subtargets are supported. This refactoring was done to easily implement support for thumb1 subtargets. This initial patch does not add support for thumb1, but is only a refactoring. A follow on patch will implement the support for thumb1 subtargets. No intended functionality change. llvm-svn: 192915
-
Anders Waldenborg authored
All of the Core API functions have versions which accept explicit context, in addition to ones which work on global context. This commit adds functions which accept explicit context to the Target API for consistency. Patch by Peter Zotov Differential Revision: http://llvm-reviews.chandlerc.com/D1912 llvm-svn: 192913
-
Hans Wennborg authored
After r192904, Reid pointed out he thought we already set the stack size for MSVC. Turns out we did, but it didn't seem to work. This commit sets the stack size in a single place, using CMAKE_EXE_LINKER_FLAGS because that seems to be the way that works best. llvm-svn: 192912
-
Rafael Espindola authored
llvm-svn: 192910
-
Chad Rosier authored
class. The instruction class includes the signed saturating doubling multiply-add long, signed saturating doubling multiply-subtract long, and the signed saturating doubling multiply long instructions. llvm-svn: 192908
-
Rafael Espindola authored
llvm-svn: 192907
-
Rafael Espindola authored
No functionality change. llvm-svn: 192906
-
Hans Wennborg authored
Compiling under Visual C++ 2012 with the default stack size of 1MB, the stack overflows at a depth of 216 template instantiations, well before the 256 default limit. This patch modifies the default MSVC stack size to 2MB. Patch by Yaron Keren! llvm-svn: 192904
-
Bill Wendling authored
This tests r190354. llvm-svn: 192903
-
Daniel Sanders authored
llvm-svn: 192895
-
Alexey Samsonov authored
[DebugInfo] Delete dead code, simplify and fix code style for some existing code. No functionality change. llvm-svn: 192894
-
NAKAMURA Takumi authored
TMPDIR is preferred in Unix. llvm-svn: 192891
-
Benjamin Kramer authored
They were failing with -mcpu=atom. llvm-svn: 192890
-
Daniel Sanders authored
llvm-svn: 192889
-
Daniel Sanders authored
These were present in a previous version of the MSA spec but are not present in the published version. There is no hardware that uses these instructions. llvm-svn: 192888
-
NAKAMURA Takumi authored
This is intended to check how many temporary files would be generated in automated builders. llvm-svn: 192887
-
Richard Sandiford authored
E.g. (and (sra (i32 x) 31) 2) -> (and (srl (i32 x) 30) 2). llvm-svn: 192884
-
Andrea Di Biagio authored
When canonicalizing dags according to the rule (shl (zext (shr X, c1) ), c1) ==> (zext (shl (shr X, c1), c1)) remember to add the new shl dag to the DAGCombiner worklist of nodes. If we don't explicitly add it to the worklist of nodes to visit, we may not trigger later on the rule that folds the shift left + logical shift right into a AND instruction with bitmask. llvm-svn: 192883
-
Evgeniy Stepanov authored
Switch to sign-extension in r192575 caused 7% perf loss on 482.sphinx3. llvm-svn: 192882
-
Anders Waldenborg authored
Error handling code for raw_fd_ostream constructor is present, but never used, because formatted_raw_ostream will always assert on closed fd's before. Patch by Peter Zotov Differential Revision: http://llvm-reviews.chandlerc.com/D1909 llvm-svn: 192881
-