Skip to content
  1. Aug 27, 2004
  2. Jul 19, 2004
  3. Jul 09, 2004
  4. Jul 01, 2004
  5. Jun 24, 2004
  6. Jun 02, 2004
  7. May 10, 2004
  8. May 01, 2004
  9. Mar 31, 2004
  10. Feb 29, 2004
  11. Feb 26, 2004
  12. Feb 19, 2004
  13. Feb 15, 2004
  14. Feb 12, 2004
  15. Feb 10, 2004
  16. Feb 09, 2004
  17. Jan 31, 2004
  18. Jan 30, 2004
  19. Jan 13, 2004
  20. Dec 14, 2003
    • Alkis Evlogimenos's avatar
      Change interface of MachineOperand as follows: · aaba4639
      Alkis Evlogimenos authored
          a) remove opIsUse(), opIsDefOnly(), opIsDefAndUse()
          b) add isUse(), isDef()
          c) rename opHiBits32() to isHiBits32(),
                    opLoBits32() to isLoBits32(),
                    opHiBits64() to isHiBits64(),
                    opLoBits64() to isLoBits64().
      
      This results to much more readable code, for example compare
      "op.opIsDef() || op.opIsDefAndUse()" to "op.isDef()" a pattern used
      very often in the code.
      
      llvm-svn: 10461
      aaba4639
  21. Dec 13, 2003
  22. Nov 11, 2003
  23. Oct 20, 2003
  24. Oct 08, 2003
    • Alkis Evlogimenos's avatar
      Change MRegisterDesc::AliasSet, TargetInstrDescriptor::ImplicitDefs · 5f1f337d
      Alkis Evlogimenos authored
      and TargetInstrDescriptor::ImplicitUses to always point to a null
      terminated array and never be null. So there is no need to check for
      pointer validity when iterating over those sets. Code that looked
      like:
      
      if (const unsigned* AS = TID.ImplicitDefs) {
        for (int i = 0; AS[i]; ++i) {
          // use AS[i]
        }
      }
      
      was changed to:
      
      for (const unsigned* AS = TID.ImplicitDefs; *AS; ++AS) {
        // use *AS
      }
      
      llvm-svn: 8960
      5f1f337d
  25. May 27, 2003
    • Vikram S. Adve's avatar
      (1) Added special register class containing (for now) %fsr. · 7366fa1a
      Vikram S. Adve authored
          Fixed spilling of %fcc[0-3] which are part of %fsr.
      
      (2) Moved some machine-independent reg-class code to class TargetRegInfo
          from SparcReg{Class,}Info.
      
      (3) Renamed MachienOperand::opIsDef to MachineOperand::opIsDefOnly()
          and related functions and flags.  Fixed several bugs where only
          "isDef" was being checked, not "isDefAndUse".
      
      llvm-svn: 6341
      7366fa1a
  26. May 12, 2003
  27. May 07, 2003
  28. May 06, 2003
  29. May 01, 2003
  30. Jan 14, 2003
Loading