- Apr 08, 2010
-
-
Devang Patel authored
llvm-svn: 100797
-
Chris Lattner authored
implicit defs get added to the end of machine instrs sometimes. Scan the whole instruction for the metadata operand instead of assuming it will be at the end of the instruction. llvm-svn: 100792
-
Dan Gohman authored
llvm-svn: 100789
-
Dan Gohman authored
llvm-svn: 100787
-
Dan Gohman authored
llvm-svn: 100783
-
Jeffrey Yasskin authored
people stop seeing a broken build in EDDisassembler.cpp llvm-svn: 100782
-
Devang Patel authored
There is no need to remember labels identifying regions marked by such instructions in each scope. llvm-svn: 100781
-
Gabor Greif authored
llvm-svn: 100780
-
Dan Gohman authored
llvm-svn: 100774
-
Devang Patel authored
llvm-svn: 100771
-
Devang Patel authored
llvm-svn: 100769
-
Devang Patel authored
llvm-svn: 100768
-
Benjamin Kramer authored
llvm-svn: 100767
-
Benjamin Kramer authored
never be called but msvc complains that they're missing. llvm-svn: 100766
-
Gabor Greif authored
llvm-svn: 100762
-
Gabor Greif authored
llvm-svn: 100760
-
Gabor Greif authored
llvm-svn: 100758
-
Benjamin Kramer authored
llvm-svn: 100756
-
Benjamin Kramer authored
llvm-svn: 100754
-
Evan Cheng authored
llvm-svn: 100751
-
Dan Gohman authored
undef as 0, since it can't force other analyses to intepret the undef in the same way. llvm-svn: 100749
-
Dan Gohman authored
ensure that the expansion is dominated by the increments of those loops. llvm-svn: 100748
-
Evan Cheng authored
llvm-svn: 100742
-
Chris Lattner authored
llvm-svn: 100738
-
Chris Lattner authored
llvm-svn: 100737
-
Eric Christopher authored
Fixes PR3440. llvm-svn: 100736
-
Sean Callanan authored
I also added a rule to the ARM target's Makefile to build the ARM-specific instruction information table for the enhanced disassembler. I will add the test harness for all this stuff in a separate commit. llvm-svn: 100735
-
Chris Lattner authored
so the user at least knows what inline asm is a problem. For example: error: inline asm not supported yet: don't know how to handle tied indirect register inputs pr8788-1.c:14:10: note: generated from here asm ("\n" : "+r" (stack->regs) ^ Instead of: fatal error: error in backend: Don't know how to handle tied indirect register inputs yet! llvm-svn: 100731
-
Evan Cheng authored
llvm-svn: 100726
-
Chris Lattner authored
llvm-svn: 100725
-
Chris Lattner authored
llvm-svn: 100724
-
Chris Lattner authored
and use it in one place in inline asm handling stuff. Before we'd generate this for an invalid modifier letter: $ clang asm.c -c -o t.o fatal error: error in backend: Invalid operand found in inline asm: 'abc incl ${0:Z}' INLINEASM <es:abc incl ${0:Z}>, 10, %EAX<def>, 2147483657, %EAX, 14, %EFLAGS<earlyclobber,def,dead>, <!-1> Now we generate this: $ clang asm.c -c -o t.o error: invalid operand in inline asm: 'incl ${0:Z}' asm.c:3:12: note: generated from here __asm__ ("incl %Z0" : "+r" (X)); ^ 1 error generated. This is much better but still admittedly not great ("why" is the operand invalid??), codegen should try harder with its diagnostics :) llvm-svn: 100723
-
Dan Gohman authored
llvm-svn: 100720
-
Chris Lattner authored
and friends. llvm-svn: 100717
-
Ted Kremenek authored
llvm-svn: 100714
-
Benjamin Kramer authored
llvm-svn: 100713
-
Eric Christopher authored
llvm-svn: 100710
-
Chris Lattner authored
llvm-svn: 100709
-
Chris Lattner authored
llvm-svn: 100706
-
Chris Lattner authored
llvm-svn: 100705
-