- Jul 22, 2009
-
-
Bruno Cardoso Lopes authored
their appropriate sections before the code itself. They need to be emitted before the function because on some targets (x86 but not x86_64) the later may reference a JT or CP entry address llvm-svn: 76672
-
Dan Gohman authored
(x pred y) with more thorough code that does more complete canonicalization before resorting to range checks. This helps it find more cases where the canonicalized expressions match. llvm-svn: 76671
-
Evan Cheng authored
llvm-svn: 76669
-
Chris Lattner authored
llvm-svn: 76668
-
Chris Lattner authored
depends on XS1A, but I think the ReadOnlySection is already set up for this and there is no testcase that this breaks. If this is really needed, we can add the appropriate parameterization to TargetAsmInfo in the future to support this. llvm-svn: 76667
-
Chris Lattner authored
llvm-svn: 76666
-
Chris Lattner authored
if Xcore doesn't support TLS, it doesn't have to worry about thread local LLVM IR, it should be rejected by a front-end. llvm-svn: 76665
-
Chris Lattner authored
to twist your brain to see it, I believe it is the same as ELFTargetAsmInfo::SelectSectionForGlobal. llvm-svn: 76664
-
Chris Lattner authored
llvm-svn: 76662
-
Chris Lattner authored
llvm-svn: 76661
-
Chris Lattner authored
llvm-svn: 76660
-
Chris Lattner authored
the generic ELF version instead. This will result in its mergable constant sections getting named ".rodata.cst4" instead of ".cp.const4", but the linker looks at the section flags, not the name of the section AFAICT. llvm-svn: 76659
-
- Jul 21, 2009
-
-
Bob Wilson authored
as 32-bit code by default, and if gcc defaults to 64-bit code then ocamlc requires a -cc "gcc -arch i386" option. We were hardcoding -cc g++ and throwing away any other compiler options that were determined when ocamlc was configured and built. llvm-svn: 76658
-
Bob Wilson authored
This fixes a regression in the vmcore.ml dejagnu test. llvm-svn: 76657
-
Daniel Dunbar authored
llvm-svn: 76655
-
Chris Lattner authored
llvm-svn: 76654
-
Chris Lattner authored
implemented exactly the same way as its ELFTargetAsmInfo subclass has them. llvm-svn: 76653
-
Chris Lattner authored
llvm-svn: 76646
-
Chris Lattner authored
llvm-svn: 76645
-
Owen Anderson authored
llvm-svn: 76639
-
Torok Edwin authored
llvm-svn: 76636
-
Eli Friedman authored
llvm-svn: 76635
-
Owen Anderson authored
llvm-svn: 76634
-
Eli Friedman authored
be useful, and it's currently unused. (Some issues: it isn't actually rich enough to capture the semantics on many architectures, and semantics can vary depending on the type being shifted.) llvm-svn: 76633
-
Eli Friedman authored
llvm-svn: 76631
-
Evan Cheng authored
llvm-svn: 76629
-
David Greene authored
Prefix IR dumps with LiveInterval indices when possible. This turns this: %ESI<def> = MOV32rr %EDI<kill> ADJCALLSTACKDOWN64 0, %RSP<imp-def>, %EFLAGS<imp-def,dead>, %RSP<imp-use> %reg1027<def> = MOVZX64rr32 %ESI %reg1027<def> = ADD64ri8 %reg1027, 15, %EFLAGS<imp-def,dead> %reg1027<def> = AND64ri8 %reg1027, -16, %EFLAGS<imp-def,dead> %RDI<def> = MOV64rr %RSP %RDI<def> = SUB64rr %RDI, %reg1027<kill>, %EFLAGS<imp-def,dead> %RSP<def> = MOV64rr %RDI into this: 4 %reg1024<def> = MOV32rr %EDI<kill> 12 ADJCALLSTACKDOWN64 0, %RSP<imp-def>, %EFLAGS<imp-def,dead>, %RSP<imp-use> 20 %reg1025<def> = MOVZX64rr32 %reg1024 28 %reg1026<def> = MOV64rr %reg1025<kill> 36 %reg1026<def> = ADD64ri8 %reg1026, 15, %EFLAGS<imp-def,dead> 44 %reg1027<def> = MOV64rr %reg1026<kill> 52 %reg1027<def> = AND64ri8 %reg1027, -16, %EFLAGS<imp-def,dead> 60 %reg1028<def> = MOV64rr %RSP 68 %reg1029<def> = MOV64rr %reg1028<kill> 76 %reg1029<def> = SUB64rr %reg1029, %reg1027<kill>, %EFLAGS<imp-def,dead> 84 %RSP<def> = MOV64rr %reg1029 This helps greatly when debugging register allocation and coalescing problems. llvm-svn: 76615
-
Evan Cheng authored
llvm-svn: 76612
-
Chris Lattner authored
and call PrintGlobalVariable, allowing elimination and simplification of various targets. llvm-svn: 76604
-
David Greene authored
Add PrefixPrinter arguments to the dump routines for MachineFunction and MachineBasicBlock. We'll use these shortly. llvm-svn: 76603
-
David Greene authored
Add a small utility class to configure IR printers. This will allow printers to do neat and wonderful things when printing debug information. The ideas is to allow passes to configer printers to emit pass-specific information when dumping IR. llvm-svn: 76602
-
David Greene authored
Make a bunch of changes suggested by Chris and others to improve efficiency. Fix a few formatting bugs along the way. llvm-svn: 76601
-
Evan Cheng authored
llvm-svn: 76600
-
Owen Anderson authored
llvm-svn: 76598
-
Torok Edwin authored
llvm-svn: 76597
-
Chris Lattner authored
llvm-svn: 76596
-
Ted Kremenek authored
llvm-svn: 76595
-
Ted Kremenek authored
llvm-svn: 76594
-
Chris Lattner authored
chain to the super class instead of initializing mangler directly. This gives it .file and module level inline asm support among other things. llvm-svn: 76593
-
Chris Lattner authored
This eliminates redundancy setting up the mangler and adds support to them for module-level inline asm and a .file directive. llvm-svn: 76592
-