- Mar 11, 2008
-
-
Dan Gohman authored
llvm-svn: 48245
-
Dan Gohman authored
llvm-svn: 48244
-
Chris Lattner authored
works, but probably won't if you mix it with 't' or 'u' yet. llvm-svn: 48243
-
Chris Lattner authored
llvm-svn: 48241
-
Chris Lattner authored
llvm-svn: 48240
-
Chris Lattner authored
llvm-svn: 48239
-
Devang Patel authored
llvm-svn: 48233
-
Devang Patel authored
Right now, the pass does not optimize tail recursions involving multiple return values. llvm-svn: 48228
-
Devang Patel authored
llvm-svn: 48227
-
Dan Gohman authored
add(Pass *) as a pure virtual member function. This will allow all the various addPassesTo* functions in LLVM to avoid hard-coding what type of PassManager is used. llvm-svn: 48226
-
Dan Gohman authored
llvm-svn: 48225
-
Christopher Lamb authored
llvm-svn: 48224
-
Christopher Lamb authored
llvm-svn: 48223
-
Evan Cheng authored
llvm-svn: 48221
-
Evan Cheng authored
If there are multiple register classes that a register belongs to, return the super-class (e.g. on x86, returns GR32, not GR32_). llvm-svn: 48220
-
Evan Cheng authored
When the register allocator runs out of registers, spill a physical register around the def's and use's of the interval being allocated to make it possible for the interval to target a register and spill it right away and restore a register for uses. This likely generates terrible code but is before than aborting. llvm-svn: 48218
-
Evan Cheng authored
llvm-svn: 48217
-
Duncan Sands authored
enhancements. llvm-svn: 48215
-
Chris Lattner authored
into: _test: fldz ret instead of: _test: subl $12, %esp #IMPLICIT_DEF %xmm0 movsd %xmm0, (%esp) fldl (%esp) addl $12, %esp ret llvm-svn: 48213
-
Nick Lewycky authored
llvm-svn: 48212
-
Devang Patel authored
llvm-svn: 48210
-
Chris Lattner authored
RET instruction instead of using FpSET_ST0_32. This also generalizes the code to handling returning of multiple FP results. llvm-svn: 48209
-
Chris Lattner authored
llvm-svn: 48208
-
Dan Gohman authored
and it's the result that requires expansion. This code is a little confusing because the TargetLoweringInfo tables for [US]INT_TO_FP use the operand type (the integer type) rather than the result type. llvm-svn: 48206
-
Chris Lattner authored
verify the register constraint matches what the instruction expects. llvm-svn: 48205
-
Evan Cheng authored
llvm-svn: 48204
-
Anton Korobeynikov authored
llvm-svn: 48203
-
Dan Gohman authored
llvm-svn: 48201
-
Chris Lattner authored
llvm-svn: 48199
-
Dan Gohman authored
llvm-svn: 48198
-
Scott Michel authored
- Add test pattern matching in CellSPU's icmp32.ll test harness - Fix CellSPU fcmp.ll-generated assert. llvm-svn: 48197
-
Dan Gohman authored
llvm-svn: 48196
-
Dan Gohman authored
llvm-svn: 48195
-
Dan Gohman authored
llvm-svn: 48194
-
Dan Gohman authored
llvm-svn: 48193
-
Chris Lattner authored
can be live out of the block anyway, so it isn't needed. llvm-svn: 48192
-
Dan Gohman authored
llvm-svn: 48189
-
- Mar 10, 2008
-
-
Dale Johannesen authored
local object of >16 byte alignment exists. It does not work and getting it to work is not trivial, as explained in the comment. This fixes all the remaining ppc32 failures in the struct-layout-1 part of the gcc testsuite. (gcc does not support this either, and the only way to get such an object is with __attribute__((aligned)) or generic vectors; it can't be done in a standard-conforming program, or with Altivec. So I think disabling it is OK.) llvm-svn: 48188
-
Bill Wendling authored
scavenging for 32-bit and 64-bit separately. llvm-svn: 48186
-
Anton Korobeynikov authored
llvm-svn: 48184
-