Commits · 4ea94a4be0c55f15415f6fdfb209915c05c166ac · Roger Ferrer / llvm-epi-0.8 · GitLab

This is an archived project. Repository and other project resources are read-only.

Nov 18, 2002
- Expose base opcode · cf72e52d
  Chris Lattner authored Nov 18, 2002
```
llvm-svn: 4742
```
  cf72e52d
- Start to add more information to instr.def · 0018e8d5
  Chris Lattner authored Nov 18, 2002
```
llvm-svn: 4741
```
  0018e8d5
Nov 17, 2002
- Reorganize printing interface a bit · 9289d7d6
  Chris Lattner authored Nov 17, 2002
```
llvm-svn: 4728
```
  9289d7d6
Oct 30, 2002
- Set the destination register field based on the target specific flags · 87b84a69
  Chris Lattner authored Oct 30, 2002
```
llvm-svn: 4442
```
  87b84a69
Oct 29, 2002
- Rename X86InstructionInfo to X86InstrInfo · 27d24797
  Chris Lattner authored Oct 29, 2002
```
llvm-svn: 4413
```
  27d24797
- Minor renaming · f57420ee
  Chris Lattner authored Oct 29, 2002
```
llvm-svn: 4410
```
  f57420ee
- Implement MachineInstrInfo interface · 16cbd41c
  Chris Lattner authored Oct 29, 2002
```
llvm-svn: 4394
```
  16cbd41c
Oct 26, 2002

Initial checkin of X86 backend. · d92fb005

Chris Lattner authored Oct 25, 2002

We can instruction select exactly one instruction 'ret void'.  Wow.

llvm-svn: 4284

d92fb005