- Jun 14, 2012
-
-
Akira Hatanaka authored
llvm-svn: 158471
-
Akira Hatanaka authored
being used by Mips16 or Micro Mips 2. clean up a few lines too long encountered Patch by Reed Kotler. llvm-svn: 158470
-
NAKAMURA Takumi authored
llvm-svn: 158446
-
Richard Barton authored
llvm-svn: 158445
-
Jush Lu authored
llvm-svn: 158443
-
Akira Hatanaka authored
llvm-svn: 158437
-
Akira Hatanaka authored
llvm-svn: 158436
-
Akira Hatanaka authored
llvm-svn: 158434
-
Akira Hatanaka authored
llvm-svn: 158433
-
Akira Hatanaka authored
as a scratch register when they are expanded to long branches. llvm-svn: 158432
-
Akira Hatanaka authored
to load an immediate that does not fit into 16-bit. llvm-svn: 158431
-
Akira Hatanaka authored
to load an immediate that does not fit into 16-bit. Also, take into consideration the global base register slot on the stack when computing the stack size. llvm-svn: 158430
-
Akira Hatanaka authored
compute the size of basic blocks in a function. Also, define a function which emits a series of instructions to load an immediate. llvm-svn: 158429
-
Akira Hatanaka authored
Long-branches need access to the global base register to get the destination address. llvm-svn: 158428
-
Akira Hatanaka authored
object for the global base register. This is the first of a series of patches which implements long branch expansion for MIPS. llvm-svn: 158427
-
Akira Hatanaka authored
delay slot filler pass of MIPS, per suggestion of Jakob Stoklund Olesen. This change, along with the fix in r158154, enables machine verification to be run after delay slot filling. llvm-svn: 158426
-
- Jun 13, 2012
-
-
Akira Hatanaka authored
pattern: (add v0, (add v1, abs_lo(tjt))) => (add (add v0, v1), abs_lo(tjt)) "tjt" is a TargetJumpTable node. llvm-svn: 158419
-
Akira Hatanaka authored
llvm-svn: 158414
-
Akira Hatanaka authored
llvm-svn: 158413
-
Akira Hatanaka authored
llvm-svn: 158410
-
Richard Osborne authored
llvm-svn: 158409
-
Kay Tiong Khoo authored
llvm-svn: 158404
-
Craig Topper authored
Fix intrinsics for XOP frczss/sd instructions. These instructions only take one source register and zero the upper bits of the destination rather than preserving them. llvm-svn: 158396
-
Hal Finkel authored
llvm-svn: 158393
-
Akira Hatanaka authored
Patch by Reed Kotler. llvm-svn: 158382
-
Akira Hatanaka authored
until this directive is pushed in gas to open source fsf Patch by Reed Kotler. llvm-svn: 158381
-
Akira Hatanaka authored
non mips16 2. fix some comments to change OPcode->EXTEND for extended instructions Patch by Reed Kotler. llvm-svn: 158378
-
- Jun 12, 2012
-
-
Hal Finkel authored
llvm-svn: 158373
-
Chad Rosier authored
Patch by Jush Lu <jush.msn@gmail.com>. llvm-svn: 158368
-
Hal Finkel authored
On the POWER7, adds and logical operations can also be handled in the load/store pipelines. We'll call these IntSimple. llvm-svn: 158366
-
Hal Finkel authored
POWER4 is a 64-bit CPU (better matched to the 970). The g3 is really the 750 (no altivec), the g4+ is the 74xx (not the 750). Patch by Andreas Tobler. llvm-svn: 158363
-
Hal Finkel authored
Original commit message: Move PPC host-CPU detection logic from PPCSubtarget into sys::getHostCPUName(). Both the new Linux functionality and the old Darwin functions have been moved. This change also allows this information to be queried directly by clang and other frontends (clang, for example, will now have real -mcpu=native support). llvm-svn: 158349
-
Jakob Stoklund Olesen authored
This commit broke most of the PowerPC unit tests when running on Intel/Apple. llvm-svn: 158345
-
Hal Finkel authored
Both the new Linux functionality and the old Darwin functions have been moved. This change also allows this information to be queried directly by clang and other frontends (clang, for example, will now have real -mcpu=native support). llvm-svn: 158337
-
- Jun 11, 2012
-
-
Hal Finkel authored
llvm-svn: 158324
-
Hal Finkel authored
The PPC target feature gpul (IsGigaProcessor) was only used for one thing: To enable the generation of the MFOCRF instruction. Furthermore, this instruction is available on other PPC cores outside of the G5 line. This feature now corresponds to the HasMFOCRF flag. No functionality change. llvm-svn: 158323
-
Hal Finkel authored
llvm-svn: 158322
-
Hal Finkel authored
This is necessary on Linux and supported on Darwin, see PR2604. llvm-svn: 158315
-
Hal Finkel authored
This functionality mirrors that available on PPC/Darwin. llvm-svn: 158314
-
Hal Finkel authored
No functional change; these will be used by upcoming scheduler enhancements. llvm-svn: 158313
-