- Sep 13, 2009
-
-
Anton Korobeynikov authored
with subreg - superreg mapping and also fix PR4965. llvm-svn: 81657
-
Anton Korobeynikov authored
constraint the register usage. llvm-svn: 81635
-
- Sep 08, 2009
-
-
Anton Korobeynikov authored
makes the code faster. llvm-svn: 81220
-
- Aug 05, 2009
-
-
David Goodwin authored
When using NEON for single-precision FP, the NEON result must be placed in D0-D15 as these are the only D registers with S subregs. Introduce a new regclass to represent D0-D15 and use it in the NEON single-precision FP patterns. llvm-svn: 78244
-
- Aug 04, 2009
-
-
Evan Cheng authored
llvm-svn: 78086
-
- Jul 30, 2009
-
-
Evan Cheng authored
llvm-svn: 77521
-
- Jul 22, 2009
-
-
Evan Cheng authored
llvm-svn: 76727
-
- Jul 20, 2009
-
-
Evan Cheng authored
llvm-svn: 76390
-
- Jul 14, 2009
-
-
Bob Wilson authored
llvm-svn: 75566
-
Bob Wilson authored
llvm-svn: 75562
-
- Jul 11, 2009
-
-
Bob Wilson authored
quad registers and the Q4PR class holds sets of 4 quad registers. llvm-svn: 75309
-
- Jun 23, 2009
-
-
Bob Wilson authored
This is still a work in progress but most of the NEON instruction set is supported. llvm-svn: 73919
-
- Jun 22, 2009
-
-
Bob Wilson authored
caller-saved register. llvm-svn: 73901
-
- Jun 19, 2009
-
-
Evan Cheng authored
llvm-svn: 73734
-
- Jun 09, 2009
-
-
Anton Korobeynikov authored
ABI. The missing piece is support for putting "homogeneous aggregates" into registers. Patch by Sandeep Patel! llvm-svn: 73095
-
- Jun 05, 2009
-
-
Evan Cheng authored
Changing allocation ordering from r3 ... r0 back to r0 ... r3. The order change no longer make sense after the coalescing changes we have made since then. llvm-svn: 72955
-
- Apr 07, 2009
-
-
rdar://problem/6584986Jim Grosbach authored
When compiling in Thumb mode, only the low (R0-R7) registers are available for most instructions. Breaking the low registers into a new register class handles this. Uses of R12, SP, etc, are handled explicitly where needed with copies inserted to move results into low registers where the rest of the code generator can deal with them. llvm-svn: 68545
-
- Feb 10, 2008
-
-
Dan Gohman authored
llvm-svn: 46930
-
- Dec 29, 2007
-
-
Chris Lattner authored
llvm-svn: 45418
-
- Nov 11, 2007
-
-
Anton Korobeynikov authored
This makes DwarfRegNum to accept list of numbers instead. Added three different "flavours", but only slightly tested on x86-32/linux. Please check another subtargets if possible, llvm-svn: 43997
-
- Jul 05, 2007
-
-
Evan Cheng authored
llvm-svn: 37897
-
- Apr 20, 2007
-
-
Evan Cheng authored
llvm-svn: 36280
-
- Mar 08, 2007
-
-
Evan Cheng authored
llvm-svn: 35021
-
- Mar 07, 2007
-
-
Evan Cheng authored
llvm-svn: 34999
-
- Feb 28, 2007
-
-
Evan Cheng authored
llvm-svn: 34711
-
Evan Cheng authored
llvm-svn: 34709
-
Evan Cheng authored
llvm-svn: 34701
-
- Jan 29, 2007
-
-
Evan Cheng authored
llvm-svn: 33633
-
- Jan 23, 2007
-
-
Evan Cheng authored
llvm-svn: 33455
-
- Jan 20, 2007
-
-
Evan Cheng authored
llvm-svn: 33389
-
- Jan 19, 2007
-
-
Evan Cheng authored
llvm-svn: 33353
-
- Oct 26, 2006
-
-
Rafael Espindola authored
llvm-svn: 31197
-
- Oct 02, 2006
-
-
Rafael Espindola authored
initial support for returning 64bit floating point numbers llvm-svn: 30692
-
- Sep 29, 2006
-
-
Rafael Espindola authored
implement SINT_TO_FP llvm-svn: 30673
-
- Aug 18, 2006
-
-
Chris Lattner authored
llvm-svn: 29756
-
- Jun 18, 2006
-
-
Rafael Espindola authored
fixes test/Regression/CodeGen/ARM/ret_arg5.ll llvm-svn: 28854
-
- May 15, 2006
-
-
Rafael Espindola authored
llvm-svn: 28301
-