- Oct 08, 2009
-
-
Bob Wilson authored
llvm-svn: 83502
-
Jim Grosbach authored
llvm-svn: 83501
-
Chris Lattner authored
llvm-svn: 83500
-
Dale Johannesen authored
llvm-svn: 83499
-
Bob Wilson authored
llvm-svn: 83497
-
Jim Grosbach authored
llvm-svn: 83496
-
Jim Grosbach authored
llvm-svn: 83494
-
Devang Patel authored
llvm-svn: 83491
-
- Oct 07, 2009
-
-
Bob Wilson authored
llvm-svn: 83490
-
Eric Christopher authored
llvm-svn: 83489
-
Kevin Enderby authored
that a symbol stub section with no attributes can be parsed as in: .section __TEXT,__picsymbolstub4,symbol_stubs,none,16 llvm-svn: 83488
-
Bob Wilson authored
llvm-svn: 83487
-
Bob Wilson authored
llvm-svn: 83486
-
Bob Wilson authored
llvm-svn: 83484
-
Jim Grosbach authored
llvm-svn: 83483
-
Bob Wilson authored
llvm-svn: 83482
-
Jim Grosbach authored
llvm-svn: 83481
-
Owen Anderson authored
to finish it any time soon. If someone's interested it, they can resurrect it from SVN history. llvm-svn: 83480
-
Bob Wilson authored
llvm-svn: 83479
-
Kevin Enderby authored
with writeback, things like "sp!", etc. Also added some more stuff to the temporarily hacked methods ARMAsmParser::MatchRegisterName and ARMAsmParser::MatchInstruction to allow more parser testing. llvm-svn: 83477
-
Dan Gohman authored
teach it how to recognize invariant physical registers. llvm-svn: 83476
-
Dan Gohman authored
implementations with a new MachineInstr::isInvariantLoad, which uses MachineMemOperands and is target-independent. This brings MachineLICM and other functionality to targets which previously lacked an isInvariantLoad implementation. llvm-svn: 83475
-
Dan Gohman authored
llvm-svn: 83474
-
Bob Wilson authored
llvm-svn: 83471
-
Bob Wilson authored
This is just to be more consistent with the forthcoming code for vld3/4. llvm-svn: 83470
-
Bob Wilson authored
llvm-svn: 83468
-
Jim Grosbach authored
a virtual register to eliminate a frame index, it can return that register and the constant stored there to PEI to track. When scavenging to allocate for those registers, PEI then tracks the last-used register and value, and if it is still available and matches the value for the next index, reuses the existing value rather and removes the re-materialization instructions. Fancier tracking and adjustment of scavenger allocations to keep more values live for longer is possible, but not yet implemented and would likely be better done via a different, less special-purpose, approach to the problem. eliminateFrameIndex() is modified so the target implementations can return the registers they wish to be tracked for reuse. ARM Thumb1 implements and utilizes the new mechanism. All other targets are simply modified to adjust for the changed eliminateFrameIndex() prototype. llvm-svn: 83467
-
Devang Patel authored
llvm-svn: 83462
-
Torok Edwin authored
intuitive. It does NOT update the value if the key is already in the map, it also returns false if the key is already in the map, regardless if the value matched. llvm-svn: 83458
-
Torok Edwin authored
llvm-svn: 83457
-
Duncan Sands authored
an unqualified PointerType* because it seems more correct. llvm-svn: 83454
-
Dan Gohman authored
may access memory, but they don't carry a MachineMemOperand. llvm-svn: 83449
-
Eric Christopher authored
not intrinsics. llvm-svn: 83441
-
Dan Gohman authored
llvm-svn: 83437
-
Anton Korobeynikov authored
and register spills. llvm-svn: 83435
-
Eric Christopher authored
for inlining. When MallocInst goes away this code will be subsumed as part of calls and work just fine... llvm-svn: 83434
-
Kevin Enderby authored
operands. Some parsing of arm memory operands for preindexing and postindexing forms including with register controled shifts. This is a work in progress. llvm-svn: 83424
-
Bob Wilson authored
llvm-svn: 83422
-
Bob Wilson authored
llvm-svn: 83421
-
- Oct 06, 2009
-
-
Jeffrey Yasskin authored
some of the inputs were temporaries. Here's a real fix for the miscompilation. Thanks to sabre for pointing out the problem. llvm-svn: 83417
-