Without any positive bias, there is nothing for the spill placer to to. It will
spill everywhere.

llvm-svn: 129029

llvm-svn: 129028

Since these "Advanced SIMD and VFP" instructions have more specfic encoding bits
specified, if coproc == 10 or 11, we should reject the insn as invalid.

rdar://problem/9239922
rdar://problem/9239596

llvm-svn: 129027

llvm-svn: 129025

llvm-svn: 129024

If there are no positive nodes, the algorithm can be aborted early.

llvm-svn: 129021

This will allow us to abort the algorithm early if it is determined to be futile.

llvm-svn: 129020

llvm-svn: 129019

Also set the encoding bits (for A8.6.303, A8.6.328, A8.6.329) Inst{3-0} = 0b0000,
in class NVLaneOp.

rdar://problem/9240648

llvm-svn: 129015

llvm-svn: 129012

Change the test to force a sign extension and expose the problem again.

llvm-svn: 129011

Keep track of llvm.dbg.value intrinsics with non null values.

llvm-svn: 129010

This takes the linking of libxul on linux from 6m54.931s to 5m39.840s.

llvm-svn: 129009

llvm-svn: 129008

llvm-svn: 129006

llvm-svn: 129002

test fail (without the fix). Thanks Dan.

llvm-svn: 128999

llvm-svn: 128997

llvm-svn: 128996

DenseMap.

llvm-svn: 128994

improvements are welcome, please commit any changes directly to SVN.

llvm-svn: 128992

llvm-svn: 128990

llvm-svn: 128988

llvm-svn: 128986

About 90% of the relevant blocks are live-through without uses, and the only
information required about them is their number. This saves memory and enables
later optimizations that need to look at only the use-blocks.

llvm-svn: 128985

Add more complete sanity check for LdStFrm instructions where if IBit (Inst{25})
is 1, Inst{4} should be 0.  Otherwise, we should reject the insn as invalid.

rdar://problem/9239347
rdar://problem/9239467

llvm-svn: 128977

llvm-svn: 128974

Start teaching the runtime Dyld interface to use the memory manager API
for allocating space. Rather than mapping directly into the MachO object,
we extract the payload for each object and copy it into a dedicated buffer
allocated via the memory manager. For now, just do Segment64, so this works
on x86_64, but not yet on ARM.

llvm-svn: 128973

llvm-svn: 128970

llvm-svn: 128969

llvm-svn: 128968

Reapply r128946 (pseudoization of various instructions), and fix the extra imp-def of CPSR it was adding.

llvm-svn: 128965

llvm-svn: 128964

llvm-svn: 128963

llvm-svn: 128962

Treat the landing pad as a normal successor when that happens.

llvm-svn: 128961

llvm-svn: 128959

encodings for DisassembleArithMiscFrm().

rdar://problem/9238659

llvm-svn: 128958

llvm-svn: 128955

it already is.

llvm-svn: 128954