Skip to content
  1. Sep 08, 2010
  2. Sep 07, 2010
    • Chris Lattner's avatar
      in the case where an instruction only has one implementation · 339cc7bf
      Chris Lattner authored
      of a mneumonic, report operand errors with better location
      info.  For example, we now report:
      
      t.s:6:14: error: invalid operand for instruction
              cwtl $1
                   ^
      
      but we fail for common cases like:
      
      t.s:11:4: error: invalid operand for instruction
         addl $1, $1
         ^
      
      because we don't know if this is supposed to be the reg/imm or imm/reg
      form.
      
      llvm-svn: 113178
      339cc7bf
  3. Sep 06, 2010
  4. Sep 01, 2010
  5. Aug 12, 2010
  6. Aug 11, 2010
  7. Jul 19, 2010
  8. Jul 15, 2010
  9. Jul 12, 2010
  10. Jun 29, 2010
  11. Apr 07, 2010
  12. Apr 03, 2010
  13. Jan 22, 2010
  14. Jan 19, 2010
  15. Jan 14, 2010
  16. Dec 28, 2009
  17. Dec 16, 2009
  18. Nov 02, 2009
  19. Oct 30, 2009
    • Kevin Enderby's avatar
      Updates to the ARM target assembler for llvm-mc per review comments from · 8be42bd0
      Kevin Enderby authored
      Daniel Dunbar.
      - Reordered the fields in the ARMOperand Mem struct to make the struct smaller.
      Making bool's into 1 bit fields and put the MCExpr* fields adjacent to each
      other.
      - Fixed a number of places in ARMAsmParser.cpp so they have doxygen comments.
      - Change the name of ARMAsmParser::ParseRegister() to MaybeParseRegister and
      added the bool ParseWriteBack parameter.
      - Changed ARMAsmParser::ParseMemory() to call MaybeParseRegister().
      - Added ARMAsmParser::ParseMemoryOffsetReg to factor out parsing the offset of a
      memory operand.  And use it for both parsing both preindexed and post indexing
      addressing forms in ARMAsmParser::ParseMemory.
      - Changed the first argument to ParseShift() to a reference.
      - Changed ParseShift() to check for Rrx first and return to reduce nesting.
      
      llvm-svn: 85632
      8be42bd0
  20. Oct 20, 2009
  21. Oct 15, 2009
  22. Oct 14, 2009
  23. Oct 13, 2009
  24. Oct 09, 2009
    • Kevin Enderby's avatar
      Added another bit of the ARM target assembler to llvm-mc to parse register · a2b99107
      Kevin Enderby authored
      lists.  Changed ARMAsmParser::MatchRegisterName to return -1 instead of 0 on
      errors so 0-15 values could be returned as register numbers.  Also added the
      rest of the arm register names to the currently hacked up version to allow more
      testing.  Some changes to ARMAsmParser::ParseOperand to give different errors
      for things not yet supported and some additions to the hacked
      ARMAsmParser::MatchInstruction to allow more testing for now.
      
      llvm-svn: 83673
      a2b99107
  25. Oct 07, 2009
Loading