- Oct 29, 2013
-
-
Alexey Samsonov authored
DWARF parser: Use ArrayRef to represent form sizes and simplify DWARFDIE::extractFast() interface. No functionality change. llvm-svn: 193560
-
Alp Toker authored
llvm-mcmarkup, obj2yaml and yaml2obj were missing from the substitutions list, causing the test suite to fail in a sandboxed environment. llvm-svn: 193559
-
Alp Toker authored
llvm-svn: 193558
-
Rui Ueyama authored
llvm-svn: 193557
-
Rui Ueyama authored
This change has no effect now, but will be needed to emit BSS atoms to .bss section. llvm-svn: 193556
-
Alexey Samsonov authored
llvm-svn: 193555
-
Rafael Espindola authored
This reverts commit r193528 (and fixes). It broke Chandler's setup. llvm-svn: 193554
-
Alexey Samsonov authored
Summary: Use DWARF4 table of form classes to fetch attributes from DIE in a more consistent way. This shouldn't change the functionality and serves as a refactoring for upcoming change: DW_AT_high_pc has different semantics depending on its form class. Reviewers: dblaikie, echristo Reviewed By: echristo CC: echristo, llvm-commits Differential Revision: http://llvm-reviews.chandlerc.com/D1961 llvm-svn: 193553
-
- Oct 28, 2013
-
-
Alp Toker authored
llvm-svn: 193552
-
Nick Kledzik authored
llvm-svn: 193551
-
Rui Ueyama authored
llvm-svn: 193550
-
Richard Smith authored
requires ! feature The purpose of this is to allow (for instance) the module map for /usr/include to exclude <tgmath.h> and <complex.h> when building in C++ (these headers are instead provided by the C++ standard library in this case, and the glibc C <tgmath.h> header would otherwise try to include <complex.h>, resulting in a module cycle). llvm-svn: 193549
-
Rafael Espindola authored
llvm-svn: 193548
-
Rafael Espindola authored
llvm-svn: 193547
-
Rafael Espindola authored
llvm-svn: 193546
-
Richard Smith authored
statement (after a case label, if, etc). Patch by Olivier Goffart! llvm-svn: 193545
-
Andrew Kaylor authored
llvm-svn: 193544
-
Bill Wendling authored
llvm-svn: 193543
-
Bill Wendling authored
llvm-svn: 193542
-
Bill Wendling authored
llvm-svn: 193541
-
Akira Hatanaka authored
No functionality change. llvm-svn: 193540
-
Rafael Espindola authored
llvm-svn: 193539
-
Rafael Espindola authored
llvm-svn: 193538
-
Rafael Espindola authored
llvm-svn: 193537
-
Rafael Espindola authored
llvm-svn: 193536
-
Lang Hames authored
an MCExpr, in order to avoid writing an encoded zero value in the immediate field. When getUnconditionalBranchTargetOpValue is called with an MCExpr target, we don't know what the final immediate field value should be. We shouldn't explicitly set the immediate field to an encoded zero value as zero is encoded with a non-zero bit pattern. This leads to bits being set that pollute the final immediate value. The nature of the encoding is such that the polluted bits only affect very large immediate values, explaining why this hasn't caused problems earlier. Fixes <rdar://problem/15155975>. llvm-svn: 193535
-
Rafael Espindola authored
llvm-svn: 193534
-
Rafael Espindola authored
llvm-svn: 193533
-
Rafael Espindola authored
llvm-svn: 193532
-
Jim Ingham authored
<rdar://problem/15208799> llvm-svn: 193530
-
Evgeniy Stepanov authored
llvm-svn: 193529
-
Rafael Espindola authored
With this patch we correctly determine that ubuntu's ARM tree is not biarch and use "lib" istead of "lib32". Without this patch the search inside the arm tree for the crt files was failing and we would end up trying to use the i686 ones in lib32. llvm-svn: 193528
-
Ahmed Bougacha authored
llvm-svn: 193527
-
Ahmed Bougacha authored
llvm-svn: 193526
-
Ahmed Bougacha authored
These used to be referenced by the CGI->AWI map (in AsmWriterEmitter), but stored in a vector local to EmitPrintInstruction. Move the vector to AsmWriterEmitter too. llvm-svn: 193525
-
Logan Chien authored
This commit allows the ARM integrated assembler to parse and assemble the code with .eabi_attribute, .cpu, and .fpu directives. To implement the feature, this commit moves the code from AttrEmitter to ARMTargetStreamers, and several new test cases related to cortex-m4, cortex-r5, and cortex-a15 are added. Besides, this commit also change the Subtarget->isFPOnlySP() to Subtarget->hasD16() to match the usage of .fpu directive. This commit changes the test cases: * Several .eabi_attribute directives in 2010-09-29-mc-asm-header-test.ll are removed because the .fpu directive already cover the functionality. * In the Cortex-A15 test case, the value for Tag_Advanced_SIMD_arch has be changed from 1 to 2, which is more precise. llvm-svn: 193524
-
Nuno Lopes authored
llvm-svn: 193523
-
Alexey Samsonov authored
llvm-svn: 193522
-
Richard Sandiford authored
useAA significantly improves the handling of vector code that has TBAA information attached. It also helps other cases, as shown by the testsuite changes here. The only real downside I've seen is that it interferes with MergeConsecutiveStores. The problem is that that optimization works top down, starting at the first store in the chain, and looks for cases where the chain result is only used by a single related store. These related stores don't alias, so useAA will have rewritten all the later stores to use a different chain input (typically the same one as the first store). I think the advantages outweigh the disadvantages though, so for now I've just disabled alias analysis for the unaligned-01.ll test. llvm-svn: 193521
-
Dmitry Vyukov authored
this makes the reports consistent with tsan, and much more readable. llvm-svn: 193520
-