Commits · bbf3b0de8bedf01b0c5f162b25e9ee4ad0416df3 · Roger Ferrer / llvm-epi-0.8

Jul 20, 2011
- Goodbye TargetAsmInfo. This eliminate last bit of CodeGen and Target in llvm-mc. · bbf3b0de
  Evan Cheng authored Jul 20, 2011
```
There is still a bit more refactoring left to do in Targets. But we are now very
close to fixing all the layering issues in MC.

llvm-svn: 135611
```
  bbf3b0de
- Fix cmake. · 82f64488
  Benjamin Kramer authored Jul 20, 2011
```
llvm-svn: 135609
```
  82f64488
- Sketch out an CFG reconstruction mode for llvm-objdump. · 87ee76ca
  Benjamin Kramer authored Jul 20, 2011
```
- Not great yet, but it's a start.
- Requires an object file with a symbol table. (I really want to fix this, but it'll need a whole new algorithm)
- ELF and COFF won't work at the moment due to libObject shortcomings.

To try it out run
$ llvm-objdump -d --cfg foo.o

This will create a graphviz file for every symbol in the object file's text section containing a CFG.

llvm-svn: 135608
```
  87ee76ca
- Extend the hack for _GLOBAL_OFFSET_TABLE_ slightly; PR10389. · ae60b6b0
  Eli Friedman authored Jul 20, 2011
```
llvm-svn: 135607
```
  ae60b6b0
- Add parsing/encoding tests for ARM ORR instruction. · 2ea9f25f
  Jim Grosbach authored Jul 20, 2011
```
llvm-svn: 135602
```
  2ea9f25f
- Consolidate ARM NOP encoding test. · a3fcb962
  Jim Grosbach authored Jul 20, 2011
```
llvm-svn: 135600
```
  a3fcb962
- ARM parsing and encoding tests for MVN · 614e90a1
  Jim Grosbach authored Jul 20, 2011
```
llvm-svn: 135599
```
  614e90a1
- ARM assembly parsing of MUL instruction. · 8d114907
  Jim Grosbach authored Jul 20, 2011
```
Correctly handle 's' bit and predication suffices. Add parsing and encoding
tests.

llvm-svn: 135596
```
  8d114907
- PR10421: Fix a straightforward bug in the widening logic for CONCAT_VECTORS. · 6ed78322
  Eli Friedman authored Jul 20, 2011
```
llvm-svn: 135595
```
  6ed78322
- Initialize the EHFrameSection pointer to zero. · acb9ed40
  Benjamin Kramer authored Jul 20, 2011
```
This should fix the spurious buildbot errors.

llvm-svn: 135594
```
  acb9ed40
- Regenerate configure and friends for Chad. · 65080cc5
  Eric Christopher authored Jul 20, 2011
```
llvm-svn: 135592
```
  65080cc5
- Fix a GCC warning. · 50bfbab0
  Jay Foad authored Jul 20, 2011
```
llvm-svn: 135581
```
  50bfbab0
- - Move CodeModel from a TargetMachine global option to MCCodeGenInfo. · efd9b424
  Evan Cheng authored Jul 20, 2011
```
- Introduce JITDefault code model. This tells targets to set different default
  code model for JIT. This eliminates the ugly hack in TargetMachine where
  code model is changed after construction.

llvm-svn: 135580
```
  efd9b424
- Include MCRegisterInfo to eliminate a compilation warning. · 345b6b45
  Evan Cheng authored Jul 20, 2011
```
llvm-svn: 135575
```
  345b6b45
- Fix the CMake build. · e3063f02
  Francois Pichet authored Jul 20, 2011
```
llvm-svn: 135573
```
  e3063f02
- Add MCObjectFileInfo and sink the MCSections initialization code from · 76792992
  Evan Cheng authored Jul 20, 2011
```
TargetLoweringObjectFileImpl down to MCObjectFileInfo.

TargetAsmInfo is done to one last method. It's *almost* gone!

llvm-svn: 135569
```
  76792992
- indvars: Added getInsertPointForUses to find a valid place to truncate the IV. · 638b355a
  Andrew Trick authored Jul 20, 2011
```
llvm-svn: 135568
```
  638b355a
- indvars -disable-iv-rewrite: Add NarrowIVDefUse to cache def-use · 22104485
  Andrew Trick authored Jul 20, 2011
```
info. Holding Use* pointers is bad form even though it happened to
work in this case.

llvm-svn: 135566
```
  22104485
- X86Subtarget.h: Assume "x86_64-cygwin", though it has not been released yet,... · b66d2555
  NAKAMURA Takumi authored Jul 20, 2011
```
X86Subtarget.h: Assume "x86_64-cygwin", though it has not been released yet, to appease test/CodeGen/X86 on cygwin.

llvm-svn: 135564
```
  b66d2555
- New pointer rotate test. · 60648578
  Eric Christopher authored Jul 20, 2011
```
llvm-svn: 135562
```
  60648578
- Extra semi-colon. · 954bdafb
  Eric Christopher authored Jul 20, 2011
```
llvm-svn: 135561
```
  954bdafb
- indvars test case for r135558. · f53622e1
  Andrew Trick authored Jul 20, 2011
```
llvm-svn: 135559
```
  f53622e1
- indvars -disable-iv-rewrite fix: derived GEP IVs · c5dd3e97
  Andrew Trick authored Jul 20, 2011
```
llvm-svn: 135558
```
  c5dd3e97
- Don't leak CodeGenInfos. · cc38ef6d
  Benjamin Kramer authored Jul 20, 2011
```
llvm-svn: 135555
```
  cc38ef6d
- Change name of class. · 17058148
  Akira Hatanaka authored Jul 20, 2011
```
llvm-svn: 135550
```
  17058148
- Define classes for definitions of atomic instructions. · 969edcdf
  Akira Hatanaka authored Jul 20, 2011
```
llvm-svn: 135546
```
  969edcdf
- Build and install the archive when building the Apple way. · d9423841
  Bill Wendling authored Jul 19, 2011
```
llvm-svn: 135538
```
  d9423841
- Lower memory barriers to sync instructions. · a4c09bce
  Akira Hatanaka authored Jul 19, 2011
```
llvm-svn: 135537
```
  a4c09bce
- Fix an obvious typo that's preventing x86 (32-bit) from using .literal16. · ccf243d5
  Evan Cheng authored Jul 19, 2011
```
llvm-svn: 135535
```
  ccf243d5
- PR10386: Don't try to split an edge from an indirectbr. · 55d6ccbb
  Eli Friedman authored Jul 19, 2011
```
llvm-svn: 135534
```
  55d6ccbb
- Fix off-by-one. · 46d9cd5f
  Benjamin Kramer authored Jul 19, 2011
```
llvm-svn: 135533
```
  46d9cd5f
- Tweak ARM assembly parsing and printing of MSR instruction. · d25c2cda
  Jim Grosbach authored Jul 19, 2011
```
The system register spec should be case insensitive. The preferred form for
output with mask values of 4, 8, and 12 references APSR rather than CPSR.
Update and tidy up tests accordingly.

llvm-svn: 135532
```
  d25c2cda
- Distinguish between two copies of one inlined variable. · a59b24b0
  Devang Patel authored Jul 19, 2011
```
llvm-svn: 135528
```
  a59b24b0
Jul 19, 2011
- ARM assembly parsing of MRS instruction. · 97094d8f
  Jim Grosbach authored Jul 19, 2011
```
Teach the parser to recognize the APSR and SPSR system register names. Add
and update tests accordingly.

llvm-svn: 135527
```
  97094d8f
- Enhance the FixedLengthDecoder to be able to generate plausible-looking decoders for ARM. · c78e03c3
  Owen Anderson authored Jul 19, 2011
```
llvm-svn: 135524
```
  c78e03c3
- Change variable name. · 9663dd3f
  Akira Hatanaka authored Jul 19, 2011
```
llvm-svn: 135522
```
  9663dd3f
- ARM assembly parsing for MRC/MRC2/MRRC/MRRC2. · 7d1e5f11
  Jim Grosbach authored Jul 19, 2011
```
Add range checking to the immediate operands. Update tests accordingly.

llvm-svn: 135521
```
  7d1e5f11
- Use the correct opcodes: SLLV/SRLV or AND must be used instead of SLL/SRL or · f3b29992
  Akira Hatanaka authored Jul 19, 2011
```
ANDi, when the instruction does not have any immediate operands.

llvm-svn: 135520
```
  f3b29992
- Move mr[r]c[2] ARM tests and tidy up a bit. · b17d9b12
  Jim Grosbach authored Jul 19, 2011
```
llvm-svn: 135517
```
  b17d9b12
- ARM testcases for MOVT. · 69721dce
  Jim Grosbach authored Jul 19, 2011
```
llvm-svn: 135516
```
  69721dce