Commits · bcdd304cbba065331eecfb00217421ded3724ae4 · Roger Ferrer / llvm-epi-0.8 · GitLab

This is an archived project. Repository and other project resources are read-only.

Nov 06, 2014
- [RegAlloc] Remove reference to the trivial spiller in test case. · bcdd304c
  Lang Hames authored Nov 06, 2014
  bcdd304c
- Use FileCheck in a few tests. · 1c993441
  Rafael Espindola authored Nov 06, 2014
  1c993441
- Compute the correct jump table entries on 32 bit windows. · 26cfbea7
  Rafael Espindola authored Nov 06, 2014
  26cfbea7
- [X86] When commuting SSE immediate blend, make sure that the new blend mask is a valid imm8. · 7ecd22ca
  Andrea Di Biagio authored Nov 06, 2014
  7ecd22ca
- [mips] Tolerate the use of the %z inline asm operand modifier with non-immediates. · 27cab751
  Toma Tabacu authored Nov 06, 2014
  27cab751
- [mips] Add the following MIPS options that control gp-relative addressing of · b38db1ef
  Sasa Stankovic authored Nov 06, 2014
  b38db1ef
- Add three other sections when L symbols are allowed. · 83f0ea89
  Rafael Espindola authored Nov 06, 2014
  83f0ea89
- Allow L symbols in no_dead_strip sections. · bf77ed68
  Rafael Espindola authored Nov 06, 2014
  bf77ed68
- [X86] Lower VSELECT into SHRUNKBLEND when we shrink the bits used into the · dbe33e7a
  Quentin Colombet authored Nov 06, 2014
  dbe33e7a
Nov 05, 2014
- [mips64] Fix MIPS64 exception personality encoding · 35f05747
  Petar Jovanovic authored Nov 05, 2014
  35f05747
- [X86][SSE] Vector integer to float conversion memory folding · 1fc483d9
  Simon Pilgrim authored Nov 05, 2014
  1fc483d9
- Fix test breakage from r221386 · 059e5259
  Derek Schuff authored Nov 05, 2014
  059e5259
- [x86 fast-isel] Materialize allocas with the correct-sized lea for ILP32 · a5422204
  Derek Schuff authored Nov 05, 2014
  a5422204
- R600/SI: Add testcase I forgot to commit from months ago · b6e51ff1
  Matt Arsenault authored Nov 05, 2014
  b6e51ff1
- [NVPTX] Add NVPTXLowerStructArgs pass · 3d140fcf
  Justin Holewinski authored Nov 05, 2014
  3d140fcf
- ps][microMIPS] Implement CodeGen support for ANDI16 instruction · 06c9d551
  Zoran Jovanovic authored Nov 05, 2014
  06c9d551
- ps][microMIPS] Implement CodeGen support for SLL16 and SRL16 instructions · 9f99723d
  Zoran Jovanovic authored Nov 05, 2014
  9f99723d
- Reverted revisions 221351, 221352 and 221353. · a87308c8
  Zoran Jovanovic authored Nov 05, 2014
  a87308c8
- [mips][microMIPS] Implement CodeGen support for ANDI16 instruction · 3038500f
  Zoran Jovanovic authored Nov 05, 2014
  3038500f
- [mips][microMIPS] Implement CodeGen support for SLL16 and SRL16 instructions · f4f5f1e2
  Zoran Jovanovic authored Nov 05, 2014
  f4f5f1e2
- R600/SI: Change all instruction assembly names to lowercase. · 326d6ece
  Tom Stellard authored Nov 05, 2014
  326d6ece
- R600/SI: Add an extra check line to make test more strict · bd599206
  Tom Stellard authored Nov 05, 2014
  bd599206
- [X86] Teach method 'isVectorClearMaskLegal' how to check for legal blend masks. · ce46b97b
  Andrea Di Biagio authored Nov 05, 2014
  ce46b97b
- Improve logic that decides if its profitable to commute when some of the... · 12f0d9ef
  Craig Topper authored Nov 05, 2014
  12f0d9ef
- ARM: try to add extra CS-register whenever stack alignment >= 8. · dc0d9e46
  Tim Northover authored Nov 05, 2014
  dc0d9e46
- ARM/Dwarf: correctly align stack before callee-saved VPRs · 228c943f
  Tim Northover authored Nov 05, 2014
  228c943f
- [X86][SSE] Enable commutation for SSE immediate blend instructions · c9a07793
  Simon Pilgrim authored Nov 04, 2014
  c9a07793
Nov 04, 2014
- [AArch64] Use the correct register class for ORR. · f9660f07
  Juergen Ributzka authored Nov 04, 2014
  f9660f07
- Revert "[mips] Add names and tests for the hardware registers" · d8526082
  Rafael Espindola authored Nov 04, 2014
  d8526082
- [mips] Add names and tests for the hardware registers · df6e0d03
  Vasileios Kalintiris authored Nov 04, 2014
  df6e0d03
- [PBQP] Callee saved regs should have a higher cost than scratch regs · a11cab31
  Arnaud A. de Grandmaison authored Nov 04, 2014
  a11cab31
- AArch64: Pattern match integer vector abs like we do on ARM. · 185dc0da
  Benjamin Kramer authored Nov 04, 2014
  185dc0da
- [Stackmaps] Make test less fragile. NFC. · 7d434ce7
  Juergen Ributzka authored Nov 04, 2014
  7d434ce7
- Remove "REQUIRES:shell" from tests. They work for me. · 06ac9829
  NAKAMURA Takumi authored Nov 04, 2014
  06ac9829
- The patchpoint lowering logic would crash with live constants equal to · e839965f
  Sanjoy Das authored Nov 04, 2014
  e839965f
Nov 03, 2014
- [ARM, inline-asm] Fix ARMTargetLowering::getRegForInlineAsmConstraint to return · b9615348
  Akira Hatanaka authored Nov 03, 2014
  b9615348
- [X86] 8bit divrem: Improve codegen for AH register extraction. · 12eb558b
  Ahmed Bougacha authored Nov 03, 2014
  12eb558b
- Reapply: R600: Make sure to inline all internal functions · 5cbb53c4
  Tom Stellard authored Nov 03, 2014
  5cbb53c4
- Normally an 'optnone' function goes through fast-isel, which does not · ad06e430
  Paul Robinson authored Nov 03, 2014
  ad06e430
- Remove the cortex-a9-mp CPU. · 1d8cc909
  Charlie Turner authored Nov 03, 2014
  1d8cc909