Commits · c110b5b69f19700939a56d08218dfb0abb577af9 · Roger Ferrer / llvm-epi-0.8 · GitLab

This is an archived project. Repository and other project resources are read-only.

Feb 26, 2019
- [SystemZ] Wait with selection of legal vector/FP constants until Select(). · c110b5b6
  Jonas Paulsson authored Feb 26, 2019
  c110b5b6
- [mips] Emit `.module softfloat` directive · 8cb49702
  Simon Atanasyan authored Feb 26, 2019
  8cb49702
- [llvm-objdump] Implement -Mreg-names-raw/-std options. · 2d3faad7
  Igor Kudrin authored Feb 26, 2019
  2d3faad7
- [ARM] Add Cortex-M35P · 9e285bef
  Luke Cheeseman authored Feb 26, 2019
  9e285bef
- [WebAssembly] Properly align fp128 arguments in outgoing varargs arguments · c71132c0
  Dan Gohman authored Feb 26, 2019
  c71132c0
- [ARM] Be super conservative about atomics · 38b14e33
  Philip Reames authored Feb 26, 2019
  38b14e33
- [WebAssembly] Fix a bug deleting instruction in a ranged for loop · d2a56ac6
  Heejin Ahn authored Feb 26, 2019
  d2a56ac6
- [X86] Fix bug in x86_intrcc with arg copy elision · 2f055f02
  Reid Kleckner authored Feb 26, 2019
  2f055f02
Feb 25, 2019
- RegBankSelect: Handle slightly more complex value mappings · 75257973
  Matt Arsenault authored Feb 25, 2019
  75257973
- AMDGPU/GlobalISel: Fix bit ops for non-power-of-2 sizes · f4bfe4cd
  Matt Arsenault authored Feb 25, 2019
  f4bfe4cd
- AMDGPU/GlobalISel: Clamp max implicit_def elements · 82b10399
  Matt Arsenault authored Feb 25, 2019
  82b10399
- AMDGPU: Remove IntrReadMem from memtime/memrealtime intrinsics · f97ace56
  Matt Arsenault authored Feb 25, 2019
  f97ace56
- [X86] Improve detection of unneeded shift amount masking to also handle the... · 316c58e8
  Craig Topper authored Feb 25, 2019
  316c58e8
- AMDGPU: Correct definitions for bitset instructions · fd6fd007
  Matt Arsenault authored Feb 25, 2019
  fd6fd007
- [Mips] Fix missing masking in fast-isel of br (PR40325) · fcbd7f64
  Nikita Popov authored Feb 25, 2019
  fcbd7f64
- [AArch64][GlobalISel] Refactor selectBuildVector to use MachineIRBuilder. NFC. · 6bcfa1c4
  Amara Emerson authored Feb 25, 2019
  6bcfa1c4
- [Lanai] Be super conservative about atomics · a64de672
  Philip Reames authored Feb 25, 2019
  a64de672
- [ARM] Add some more missing T1 opcodes for the peephole optimisier · b504f104
  David Green authored Feb 25, 2019
  b504f104
- [AArch64] Add support for Cortex-A76 and Cortex-A76AE · 59f77e78
  Luke Cheeseman authored Feb 25, 2019
  59f77e78
- [X86] Merge ISD::ADD/SUB nodes into X86ISD::ADD/SUB equivalents (PR40483) · c61f1e8e
  Simon Pilgrim authored Feb 25, 2019
  c61f1e8e
- [ARM] Make fullfp16 instructions not conditionalisable. · b70fc0c5
  Simon Tatham authored Feb 25, 2019
  b70fc0c5
- [PowerPC] [PowerPC] Enhance the fast selection of fptoi & fptrunc instruction... · 4faa4090
  Kang Zhang authored Feb 25, 2019
  4faa4090
Feb 24, 2019
- [X86] Combine zext(packus(x),packus(y)) -> concat(x,y) (PR39637) · cfaf663a
  Simon Pilgrim authored Feb 24, 2019
  cfaf663a
- [X86] Fix tls variable lowering issue with large code model · 3fe4bd46
  Craig Topper authored Feb 24, 2019
  3fe4bd46
- [X86][SSE] Use pblendw for v4i32/v2i64 during isel. · 5532a987
  Craig Topper authored Feb 24, 2019
  5532a987
- [X86] Correct some ADC/SBB with immediate scheduler data for Broadwell and Skylake. · ce2bd19c
  Craig Topper authored Feb 24, 2019
  ce2bd19c
- [LegalizeTypes][AArch64][X86] Make type legalization of vector... · be334857
  Craig Topper authored Feb 24, 2019
  be334857
- [X86][AVX] Rename lowerShuffleByMerging128BitLanes to... · 4f4f9abd
  Simon Pilgrim authored Feb 24, 2019
  4f4f9abd
- [WebAssembly] Rename a variable in CFGStackify (NFC) · 20cf0749
  Heejin Ahn authored Feb 24, 2019
  20cf0749
- [WebAssembly] Merge two identical switch case routines into one (NFC) · 25d924b4
  Heejin Ahn authored Feb 24, 2019
  25d924b4
- [Hexagon, SystemZ] Be super conservative about atomics · 33d7e49b
  Philip Reames authored Feb 24, 2019
  33d7e49b
Feb 23, 2019
- Recommit r354363 "[X86][SSE] Generalize X86ISD::BLENDI support to more value types" · be9eeb55
  Craig Topper authored Feb 23, 2019
  be9eeb55
- Recommit r354647 and r354648 "[LegalizeTypes] When promoting the result of... · ccc860cb
  Craig Topper authored Feb 23, 2019
  ccc860cb
- [WebAssembly] Fix select of and (PR40805) · e661f946
  Nikita Popov authored Feb 23, 2019
  e661f946
- [X86][AVX] combineInsertSubvector - remove concat_vectors(load(x),load(x)) --> sub_vbroadcast(x) · f383a47b
  Simon Pilgrim authored Feb 23, 2019
  f383a47b
- Fix MSVC constant truncation warnings. NFCI. · 398d0b9e
  Simon Pilgrim authored Feb 23, 2019
  398d0b9e
- [X86][AVX] concat_vectors(scalar_to_vector(x),scalar_to_vector(x)) --> broadcast(x) · e08f177e
  Simon Pilgrim authored Feb 23, 2019
  e08f177e
- [X86][AVX] Shuffle->Permute+Blend if we have one v4f64/v4i64 shuffle input in place · 31793733
  Simon Pilgrim authored Feb 23, 2019
  31793733
- [X86] Sign extend the 8-bit immediate when commuting blend instructions to match isel. · 75afc010
  Craig Topper authored Feb 23, 2019
  75afc010
- [NFC] Fix typos: preceeding -> preceding · 6387fa27
  Jordan Rupprecht authored Feb 23, 2019
  6387fa27