- Dec 07, 2012
-
-
Akira Hatanaka authored
llvm-svn: 169578
-
Akira Hatanaka authored
llvm-svn: 169577
-
- Dec 04, 2012
-
-
Chandler Carruth authored
missed in the first pass because the script didn't yet handle include guards. Note that the script is now able to handle all of these headers without manual edits. =] llvm-svn: 169224
-
Akira Hatanaka authored
This change adds endian-awareness to MipsJITInfo and emitWordLE in MipsCodeEmitter has become emitWord now to support both endianness. Patch by Petar Jovanovic. llvm-svn: 169177
-
- Dec 03, 2012
-
-
Akira Hatanaka authored
code. Removing it. Patch by Petar Jovanovic. llvm-svn: 169174
-
Chandler Carruth authored
Sooooo many of these had incorrect or strange main module includes. I have manually inspected all of these, and fixed the main module include to be the nearest plausible thing I could find. If you own or care about any of these source files, I encourage you to take some time and check that these edits were sensible. I can't have broken anything (I strictly added headers, and reordered them, never removed), but they may not be the headers you'd really like to identify as containing the API being implemented. Many forward declarations and missing includes were added to a header files to allow them to parse cleanly when included first. The main module rule does in fact have its merits. =] llvm-svn: 169131
-
- Nov 30, 2012
-
-
Chandler Carruth authored
Rationale: 1) This was the name in the comment block. ;] 2) It matches Clang's __has_feature naming convention. 3) It matches other compiler-feature-test conventions. Sorry for the noise. =] I've also switch the comment block to use a \brief tag and not duplicate the name. llvm-svn: 168996
-
- Nov 22, 2012
-
-
Jack Carter authored
This patch provides support for the MIPS relocations: *) R_MIPS_GOT_HI16 *) R_MIPS_GOT_LO16 *) R_MIPS_CALL_HI16 *) R_MIPS_CALL_LO16 These are used for large GOT instruction sequences. Contributer: Jack Carter llvm-svn: 168471
-
- Nov 21, 2012
-
-
Akira Hatanaka authored
llvm-svn: 168460
-
Akira Hatanaka authored
functions added in r168456. llvm-svn: 168458
-
Akira Hatanaka authored
llvm-svn: 168456
-
Akira Hatanaka authored
llvm-svn: 168455
-
Akira Hatanaka authored
referring to a GOT entry. llvm-svn: 168453
-
Akira Hatanaka authored
llvm-svn: 168450
-
- Nov 17, 2012
-
-
Akira Hatanaka authored
llvm-svn: 168230
-
- Nov 16, 2012
-
-
Akira Hatanaka authored
allowed in branch delay slot. llvm-svn: 168131
-
- Nov 15, 2012
-
-
Akira Hatanaka authored
support and use it in place of HasMips32r2Or64. llvm-svn: 168089
-
Akira Hatanaka authored
llvm-svn: 168078
-
- Nov 07, 2012
-
-
Akira Hatanaka authored
Patch by Sasa Stankovic. llvm-svn: 167548
-
Akira Hatanaka authored
llvm-svn: 167546
-
- Nov 03, 2012
-
-
Akira Hatanaka authored
instructions. llvm-svn: 167348
-
Akira Hatanaka authored
llvm-svn: 167345
-
Akira Hatanaka authored
register is needed. llvm-svn: 167341
-
Akira Hatanaka authored
reserved. Without this fix, RegScavenger::getRegsAvailable incorrectly returns an empty set of integer registers. llvm-svn: 167335
-
- Nov 02, 2012
-
-
Akira Hatanaka authored
llvm-svn: 167315
-
Akira Hatanaka authored
This function estimates stack size and will be called before PrologEpilogInserter scans the callee-saved registers. llvm-svn: 167313
-
Akira Hatanaka authored
of the incoming argument area. llvm-svn: 167312
-
Akira Hatanaka authored
"set .noat" so that the assembler doesn't issue warnings when register $AT is used. llvm-svn: 167310
-
- Oct 31, 2012
-
-
Akira Hatanaka authored
re-materialization of immediate loads. llvm-svn: 167153
-
Reed Kotler authored
llvm-svn: 167107
-
- Oct 30, 2012
-
-
Akira Hatanaka authored
use the caller's stack. llvm-svn: 167048
-
Akira Hatanaka authored
information will be used by IsEligibleForTailCallOptimization to determine whether a call can be tail-call optimized. llvm-svn: 167043
-
Akira Hatanaka authored
for passing a function call argument on a stack. llvm-svn: 167041
-
Akira Hatanaka authored
llvm-svn: 167039
-
Reed Kotler authored
We will make them delay slot forms if there is something that can be placed in the delay slot during a separate pass. Mips16 extended instructions cannot be placed in delay slots. llvm-svn: 166990
-
- Oct 29, 2012
-
-
Reed Kotler authored
llvm-svn: 166960
-
Reed Kotler authored
llvm-svn: 166935
-
Reed Kotler authored
llvm-svn: 166903
-
- Oct 28, 2012
-
-
Rafael Espindola authored
All the credit goes to Jan Voung for noticing it was dead! llvm-svn: 166902
-
Reed Kotler authored
Previously mips16 was sharing the pattern addr which is used for mips32 and mips64. This had a number of problems: 1) Storing and loading byte and halfword quantities for mips16 has particular problems due to the primarily non mips16 nature of SP. When we must load/store byte/halfword stack objects in a function, we must create a mips16 alias register for SP. This functionality is tested in stchar.ll. 2) We need to have an FP register under certain conditions (such as dynamically sized alloca). We use mips16 register S0 for this purpose. In this case, we also use this register when accessing frame objects so this issue also affects the complex pattern addr16. This functionality is tested in alloca16.ll. The Mips16InstrInfo.td has been updated to use addr16 instead of addr. The complex pattern C++ function for addr has been copied to addr16 and updated to reflect the above issues. llvm-svn: 166897
-