Skip to content
  1. Nov 10, 2010
  2. Oct 26, 2010
  3. Oct 12, 2010
  4. Oct 11, 2010
  5. Oct 08, 2010
  6. Sep 25, 2010
  7. Aug 17, 2010
  8. Aug 12, 2010
  9. Aug 03, 2010
  10. Jul 22, 2010
  11. Jul 16, 2010
  12. Jul 09, 2010
  13. Jul 08, 2010
  14. Jul 07, 2010
  15. Jul 03, 2010
  16. Jun 26, 2010
  17. Jun 24, 2010
  18. Jun 19, 2010
  19. Jun 16, 2010
    • Jakob Stoklund Olesen's avatar
      Allow a register to be redefined multiple times in a basic block. · 207cd4bb
      Jakob Stoklund Olesen authored
      LiveVariableAnalysis was a bit picky about a register only being redefined once,
      but that really isn't necessary.
      
      Here is an example of chained INSERT_SUBREGs that we can handle now:
      
      68      %reg1040<def> = INSERT_SUBREG %reg1040, %reg1028<kill>, 14
                      register: %reg1040 +[70,134:0)
      76      %reg1040<def> = INSERT_SUBREG %reg1040, %reg1029<kill>, 13
                      register: %reg1040 replace range with [70,78:1) RESULT: %reg1040,0.000000e+00 = [70,78:1)[78,134:0)  0@78-(134) 1@70-(78)
      84      %reg1040<def> = INSERT_SUBREG %reg1040, %reg1030<kill>, 12
                      register: %reg1040 replace range with [78,86:2) RESULT: %reg1040,0.000000e+00 = [70,78:1)[78,86:2)[86,134:0)  0@86-(134) 1@70-(78) 2@78-(86)
      92      %reg1040<def> = INSERT_SUBREG %reg1040, %reg1031<kill>, 11
                      register: %reg1040 replace range with [86,94:3) RESULT: %reg1040,0.000000e+00 = [70,78:1)[78,86:2)[86,94:3)[94,134:0)  0@94-(134) 1@70-(78) 2@78-(86) 3@86-(94)
      
      rdar://problem/8096390
      
      llvm-svn: 106152
      207cd4bb
  20. Jun 03, 2010
  21. May 21, 2010
  22. May 20, 2010
  23. May 17, 2010
  24. May 15, 2010
  25. May 10, 2010
Loading