Commits · f28e81f6aa3a815938100bc2efe1bf8887093ec8 · Roger Ferrer / llvm-epi-0.8 · GitLab

This project is archived. Its data is read-only.

Oct 25, 2018
- [AArch64][GlobalISel] Simplify a legalizer test. NFC. · f28e81f6
  Volkan Keles authored Oct 25, 2018
  f28e81f6
- [WebAssembly] Use target-independent saturating add · 0aad98fd
  Thomas Lively authored Oct 25, 2018
  0aad98fd
- [X86] Add some non-AVX512VL command lines to the *vl-vec-test-testn.ll tests. · 4a825e7b
  Craig Topper authored Oct 25, 2018
  4a825e7b
- [X86] Add KNL command lines to movmsk-cmp.ll. · ce0bc381
  Craig Topper authored Oct 25, 2018
  ce0bc381
- [GlobalISel] LegalizerHelper: Fix the incorrect alignment when splitting... · 60c6affc
  Volkan Keles authored Oct 25, 2018
  60c6affc
- [X86] Remove some uarch tuning flags from KNL that look to have been inherited... · 5d787ac4
  Craig Topper authored Oct 25, 2018
  5d787ac4
- [AArch64][GlobalISel] Fix the LegalityPredicate for lowerIf for G_LOAD/G_STORE · 3a103b1d
  Volkan Keles authored Oct 25, 2018
  3a103b1d
- [ARM] Regenerate vdup tests · 8f11ddc3
  Simon Pilgrim authored Oct 25, 2018
  8f11ddc3
- [AArch64] Add EXT patterns for 64-bit EXT of a subvector of a 128-bit vector · 95886520
  John Brawn authored Oct 25, 2018
  95886520
- [AArch64] Do 64-bit vector move of 0 and -1 by extracting from the 128-bit move · 49e61d90
  John Brawn authored Oct 25, 2018
  49e61d90
- [X86] Fix llc invocation on MIR test case · 7d55dd67
  Francis Visoiu Mistrih authored Oct 25, 2018
  7d55dd67
- [GlobalISel] Use the target preferred type for G_EXTRACT_VECTOR_ELT index. · cbd86d84
  Amara Emerson authored Oct 25, 2018
  cbd86d84
- [TargetLowering] Improve vXi64 UINT_TO_FP vXf64 support (P38226) · 838eb240
  Simon Pilgrim authored Oct 25, 2018
  838eb240
- [DebugInfo][Dexter] Unreachable line stepped onto after SimplifyCFG. · 9a24e1a7
  Carlos Alberto Enciso authored Oct 25, 2018
  9a24e1a7
- [WebAssembly] Set LoadExt and TruncStore actions for SIMD types · 325c9c5e
  Thomas Lively authored Oct 25, 2018
  325c9c5e
- [X86] Adjust MIR test case to pacify machine verifier · a6c66982
  Reid Kleckner authored Oct 24, 2018
  a6c66982
- [X86] Fix pipeline tests when enabling MIR verification, NFC · 24d12c28
  Reid Kleckner authored Oct 24, 2018
  24d12c28
- [WebAssembly] Fix immediate of rethrow when throwing to caller · ac764aa8
  Heejin Ahn authored Oct 24, 2018
  ac764aa8
- [WebAssembly] Retain shuffle types during custom lowering · ed951347
  Thomas Lively authored Oct 24, 2018
  ed951347
- [ELF] Fix large code model MIR verifier errors · 49a24278
  Reid Kleckner authored Oct 24, 2018
  49a24278
- [NFC] Rename minnan and maxnan to minimum and maximum · 30f1d691
  Thomas Lively authored Oct 24, 2018
  30f1d691
- [SelectionDAG] DAG combiner for fminnan and fmaxnan · 43bc4620
  Thomas Lively authored Oct 24, 2018
  43bc4620
Oct 24, 2018
- [X86] Add *SP to tailcall register class to fix verifier error · 9c5bda65
  Reid Kleckner authored Oct 24, 2018
  9c5bda65
- AArch64: add a pass to compress jump-table entries when possible. · 1c353419
  Tim Northover authored Oct 24, 2018
  1c353419
- [X86][SSE] Add SimplifyDemandedBitsForTargetNode PMULDQ/PMULUDQ handling · c5bb362b
  Simon Pilgrim authored Oct 24, 2018
  c5bb362b
- ARM: Use BKPT instead of TRAP to implement llvm.debugtrap. · 4bb928c1
  Peter Collingbourne authored Oct 24, 2018
  4bb928c1
- [X86] Bring back the MOV64r0 pseudo instruction · 24172732
  Craig Topper authored Oct 24, 2018
  24172732
- [CodeGen] skip lifetime end marker in isInTailCallPosition · 18bfb3a5
  Robert Lougher authored Oct 24, 2018
  18bfb3a5
- [X86][SSE] Update PMULDQ schedule tests to survive more aggressive SimplifyDemandedBits · 84cc1107
  Simon Pilgrim authored Oct 24, 2018
  84cc1107
- [AMDGPU] Defined gfx909 Raven Ridge 2 · 2a1b1d94
  Tim Renouf authored Oct 24, 2018
  2a1b1d94
- ARM: handle checking aliases with out-of-bounds GEPs · 4005f9a8
  Saleem Abdulrasool authored Oct 24, 2018
  4005f9a8
- SelectionDAG: Reuse bigger sized constants in memset expansion. · 4f82406c
  Matthias Braun authored Oct 23, 2018
  4f82406c
Oct 23, 2018
- [X86] Autogenerate comple checks. NFC · e01d516a
  Craig Topper authored Oct 23, 2018
  e01d516a
- CGP: Clear data structures at the end of a loop iteration instead of the beginning. · abd820a9
  Peter Collingbourne authored Oct 23, 2018
  abd820a9
- [X86][SSE] Revert rL343922 combinePMULDQ AddToWorklist (PR39398) · b6c57075
  Simon Pilgrim authored Oct 23, 2018
  b6c57075
- [LegalizeDAG] Share Vector/Scalar CTLZ Expansion · d705ba97
  Simon Pilgrim authored Oct 23, 2018
  d705ba97
- [Power9] Add __float128 support in the backend for bitcast to a i128 · 927e8bf3
  Stefan Pintilie authored Oct 23, 2018
  927e8bf3
- Experimental re-land of [X86][BMI1] X86DAGToDAGISel: select BEXTR from x <<... · 06e4db07
  Roman Lebedev authored Oct 23, 2018
  06e4db07
- Revert "[X86][BMI1] X86DAGToDAGISel: select BEXTR from x << (32 - y) >> (32 - y) pattern" · c29dbbdb
  Roman Lebedev authored Oct 23, 2018
  c29dbbdb
- [X86][BMI1] X86DAGToDAGISel: select BEXTR from x << (32 - y) >> (32 - y) pattern · 1c95b2f7
  Roman Lebedev authored Oct 23, 2018
  1c95b2f7