Commits · f476200c6328ce886949d36a3d7ac62d0d1bb1be · Roger Ferrer / llvm-epi-0.8 · GitLab

This project is archived. Its data is read-only.

Jan 16, 2015
- [mips] Remove a redundant semicolon and add space before curly brackets. NFC. · f476200c
  Toma Tabacu authored Jan 16, 2015
  f476200c
- [X86] Refactored stack memory folding tests to explicitly force register spilling · 367db8ee
  Simon Pilgrim authored Jan 16, 2015
  367db8ee
- Revert r226242 - Revert Revert Don't create new comdats in CodeGen · 60b72136
  Timur Iskhodzhanov authored Jan 16, 2015
  60b72136
- Use report_fatal_error instead of llvm_unreachable, so we don't crash on user input · 3ca723c9
  Filipe Cabecinhas authored Jan 16, 2015
  3ca723c9
- [PowerPC] Adjust PatchPoints for ppc64le · 52f7c018
  Hal Finkel authored Jan 16, 2015
  52f7c018
- Fix Reassociate handling of constant in presence of undef float · 590a2700
  Mehdi Amini authored Jan 16, 2015
  590a2700
- Revert "Revert Don't create new comdats in CodeGen" · 67a79e72
  Rafael Espindola authored Jan 16, 2015
  67a79e72
- Work around to get the build bot clang-cmake-armv7-a15-full green by · 15e9420f
  Kevin Enderby authored Jan 16, 2015
  15e9420f
- Another attempt to fix the build bot clang-cmake-armv7-a15-full failing on · 95f1860d
  Kevin Enderby authored Jan 16, 2015
  95f1860d
- Add a new pass "inductive range check elimination" · a1837a34
  Sanjoy Das authored Jan 16, 2015
  a1837a34
- This should fix the build bot clang-cmake-armv7-a15-full failing on · a975d4df
  Kevin Enderby authored Jan 16, 2015
  a975d4df
- R600/SI: Add patterns for v_cvt_{flr|rpi}_i32_f32 · eeb2a7e6
  Matt Arsenault authored Jan 15, 2015
  eeb2a7e6
- Fix edge case when Start overflowed in 32 bit mode · c552c9ab
  Filipe Cabecinhas authored Jan 15, 2015
  c552c9ab
- Add the option, -archive-headers, used with -macho to print the Mach-O archive... · 13023a1a
  Kevin Enderby authored Jan 15, 2015
  13023a1a
- R600/SI: Fix trailing comma with modifiers · 268757ba
  Matt Arsenault authored Jan 15, 2015
  268757ba
- [Hexagon] Adding new-value store and bit reverse instructions. · cd9c4e3e
  Colin LeMahieu authored Jan 15, 2015
  cd9c4e3e
Jan 15, 2015
- Report fatal errors instead of segfaulting/asserting on a few invalid accesses... · 40139500
  Filipe Cabecinhas authored Jan 15, 2015
  40139500
- [Object] Add SF_Exported flag. This flag will be set on all symbols that would · 7e0692b6
  Lang Hames authored Jan 15, 2015
  7e0692b6
- Revert r226201 (Add a new pass "inductive range check elimination") · 7f62ac8e
  Sanjoy Das authored Jan 15, 2015
  7f62ac8e
- InductiveRangeCheckElimination: Remove extra ';' · f1f72c9e
  David Majnemer authored Jan 15, 2015
  f1f72c9e
- Fixing pedantic build warnings. · 204096b5
  Andrew Kaylor authored Jan 15, 2015
  204096b5
- [Hexagon] Fix 226206 by uncommenting required pattern and changing patterns... · c59328e6
  Colin LeMahieu authored Jan 15, 2015
  c59328e6
- [PowerPC] Loosen ELFv1 PPC64 func descriptor loads for indirect calls · e2ab0f17
  Hal Finkel authored Jan 15, 2015
  e2ab0f17
- [Hexagon] Updating indexed load-extend patterns and changing test to new expected output. · f87697f0
  Colin LeMahieu authored Jan 15, 2015
  f87697f0
- Add a new pass "inductive range check elimination" · 7059e295
  Sanjoy Das authored Jan 15, 2015
  7059e295
- Revert "r226086 - Revert "r226071 - [RegisterCoalescer] Remove copies to reserved registers"" · 5ef58eb8
  Hal Finkel authored Jan 15, 2015
  5ef58eb8
- Style cleanup of old gc.root lowering code · 66c9fb0d
  Philip Reames authored Jan 15, 2015
  66c9fb0d
- R600/SI: Improve fpext / fptrunc test coverage · 59b09ab9
  Matt Arsenault authored Jan 15, 2015
  59b09ab9
- clang-format GCStrategy.cpp & GCRootLowering.cpp (NFC) · b8714416
  Philip Reames authored Jan 15, 2015
  b8714416
- Split GCStrategy.cpp into two files (NFC) · f27f3738
  Philip Reames authored Jan 15, 2015
  f27f3738
- [Hexagon] Removing old versions of vsplice, valign, cl0, ct0 and updating... · 538b8581
  Colin LeMahieu authored Jan 15, 2015
  538b8581
- R600/SI: Unify VOP2 instructions which are VOP3-only on VI · f0b130ac
  Marek Olsak authored Jan 15, 2015
  f0b130ac
- R600/SI: Use 64-bit encoding by default for opcodes that are VOP3-only on VI · c5368505
  Marek Olsak authored Jan 15, 2015
  c5368505
- R600/SI: Add V_READLANE_B32 and V_WRITELANE_B32 for VI · 15e4a598
  Marek Olsak authored Jan 15, 2015
  15e4a598
- R600/SI: Don't shrink instructions whose e32 encoding doesn't exist · a93603d5
  Marek Olsak authored Jan 15, 2015
  a93603d5
- R600/SI: Add common class VOPAnyCommon · dc4d202f
  Marek Olsak authored Jan 15, 2015
  dc4d202f
- R600/SI: Don't select SI-only VOP3 opcodes on VI · eae20ab5
  Marek Olsak authored Jan 15, 2015
  eae20ab5
- [Hexagon] Adding vmux instruction. Removing old transfer instructions and updating references. · 504157f1
  Colin LeMahieu authored Jan 15, 2015
  504157f1
- statepoint tests: use statepoint-example gc · bb406c0b
  Ramkumar Ramachandra authored Jan 15, 2015
  bb406c0b
- Support @PLT loads on 32bit x86. · b6956e11
  Joerg Sonnenberger authored Jan 15, 2015
  b6956e11