llvm-svn: 121180

llvm-svn: 120786

instructions. They are handled as special moves, but encoded as a normal move.

llvm-svn: 120779

no extra encoding information), so we no longer need to special case them
here.

llvm-svn: 120444

llvm-svn: 120443

llvm-svn: 120441

instructions. This simplifies instruction printing and disassembly.

llvm-svn: 120333

data. Next up, pseudo-izing them.

llvm-svn: 120320

llvm-svn: 120298

'db', 'ib', 'da') instead of having that mode as a separate field in the
instruction. It's more convenient for the asm parser and much more readable for
humans.
<rdar://problem/8654088>

llvm-svn: 119310

CodeGenInstruction into its own helper class.  No functionality change.

llvm-svn: 117893

llvm-svn: 116069

llvm-svn: 115994

llvm-svn: 115986

llvm-svn: 115890

llvm-svn: 115884

llvm-svn: 115841

llvm-svn: 112302

(I discovered 2 more copies of the ARM instruction format list, bringing the
total to 4!!  Two of them were already out of sync.  I haven't yet gotten into
the disassembler enough to know the best way to fix this, but something needs
to be done.)  Add support for encoding these instructions.

llvm-svn: 110754

Add explicit testcases for tail calls within the same module.
Duplicate some code to humor those who think .w doesn't apply on ARM.
Leave this disabled on Thumb1, and add some comments explaining why it's hard
and won't gain much.

llvm-svn: 107851

ARM tail calls.  Don't know if it works, but it
doesn't break Darwin.

llvm-svn: 106309

call must not be callee-saved; following x86, add a new
regclass to represent this.  Also fixes a couple of bugs.
Still disabled by default; Thumb doesn't work yet.

llvm-svn: 106053

A temporary flag -arm-tail-calls defaults to off,
so there is no functional change by default.
Intrepid users may try this; simple cases work
but there are bugs.

llvm-svn: 105413

as their generic counterparts t2ADDri12/t2SUBri12 should suffice.

llvm-svn: 101929

We are bound to fail!  For proper disassembly, the well-known encoding bits
of the instruction must be fully specified.

This also removes pseudo instructions from considerations of disassembly,
which is a better design and less fragile than the name matchings.

llvm-svn: 100899

such that the non-VFP versions have no implicit defs of VFP registers.
If any callee-saved VFP registers are marked as having been defined, the
prologue/epilogue code will try to save and restore them.
Radar 7770432.

llvm-svn: 100892

encounters decoding conflicts, instead of wrapping it inside the DEBUG() macro. 

llvm-svn: 100886

to avoid memcpy() call is no longer necessary.

llvm-svn: 100811

llvm-svn: 100767

llvm-svn: 100691

ARMDecoderEmitter.cpp, with FIXME comment.

llvm-svn: 100690

llvm-svn: 100268

is expected.

llvm-svn: 100247

llvm-svn: 100244

(Fix build failure)

llvm-svn: 100243

backend (ARMDecoderEmitter) which emits the decoder functions for ARM and Thumb,
and the disassembler core which invokes the decoder function and builds up the
MCInst based on the decoded Opcode.

Reviewed by Chris Latter and Bob Wilson.

llvm-svn: 100233